
List of Figures

Figure 1-1	Chip Level Block Diagram	1-3
Figure 2-1	PCI Configuration Region	2-2
Figure 7-1	Package Diagram (Bottom View)	7-1
Figure 7-2	Package Diagram (Top View)	7-2
Figure 8-1	Package Diagram (Bottom View)	8-1
Figure 9-1	Organization of memory devices	9-1
Figure 9-2	Single Read with Precharge @ CL = 2, PTA = 2, ATC = 1	9-11
Figure 9-3	Multiple Reads to Same Bank @ CL = 2, PTA = 2, ATC = 1	9-12
Figure 9-4	Single Write with Precharge @ PTA = 2, ATC = 1	9-13
Figure 9-5	Multiple Writes to Same Bank @ PTA = 2, ATC = 1	9-14
Figure 9-6	Refresh Followed by Access @ RC = 4, PTA = 2, ATC = 1	9-15
Figure 9-7	Multiple Reads From Different Banks @ TurnOn = 0, CL = 3	9-16
Figure 9-8	Multiple Reads From Different Banks @ TurnOn = 1, CL = 3	9-17
Figure 9-9	RAS Minimum Access Timing @ ATP = 4	9-18
Figure 9-10	Mask Load Followed by Masked Write @ RL = 1	9-19
Figure 9-11	Read Followed by Write @ TurnOff = 1, CL = 2	9-20
Figure 9-12	Read Followed by PreCharge @ NoPrechargeOpt = 0, CL = 3	9-21
Figure 9-13	Read Followed by PreCharge @ NoPrechargeOpt = 1, CL = 3	9-22

