

# 4

## Hardware Registers

This chapter lists PERMEDIA 3 hardware registers by region and functional offset group. Within each group, the registers are listed alphanumerically. Exceptionally, graphics core “software” registers (offset 8000-9FFF) are shown in chapter 5. Global cross-reference listings in alphanumeric and offset order are available in chapter 6.

Register details have the following format information:

<b>Name</b>	The register’s name.
<b>Type</b>	The region in which the register functions.
<b>Offset</b>	The offset of this register from the base address of the region.
<b>Format</b>	Can be bitfield or integer.
<b>Bit</b>	Bit Name
<b>Read</b>	Indicates whether the register bit can be read from. A ✓ mark indicates the register can be read from, a ✗ indicates the register bit is not readable.
<b>Write</b>	Indicates whether the register bit can be written to. A ✓ mark indicates the register can be written to, a ✗ indicates the register bit is not writable.
<b>Reset</b>	The value of the register following hardware reset.
<b>Description</b>	In the register descriptions:
<b>Reserved</b>	Indicates bits that may be used in future members of the PERMEDIA family. To ensure upwards compatibility, any software should not assume a value for these bits when read, and should always write them as zeros.
<b>Not Used/ Unused</b>	Indicates bits that are adjacent to numeric fields. These may be used in future members of the PERMEDIA family, but only to extend the dynamic range of these fields. The data returned from a read of these bits is undefined. When a Not Used field resides in the most significant position, a good convention to follow is to sign extend the numeric value, rather than masking the field to zero before writing the register. This will ensure compatibility if the dynamic range is increased in future members of the PERMEDIA family.

For enumeration fields that do not specify the full range of possible values, only the specified values should be used. An example of an enumeration field is the comparison field in the DepthMode register. Future members of the PERMEDIA family may define a meaning for the unused values.

## 4.1 PCI Configuration Region (0x00-0x30)

### CFGAGPCommand

Name	Type	Offset	Format
CFGAGPCommand	Config	0x48	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description	
0..2	DataRate	✓	✓	0	0 = AGP disabled	1 = 1X transfer rate
					2 = 2X transfer rate	4 = 4X transfer rate
					Setting this field to any other value will disable AGP mastering.	
3	Reserved	✓	✗	0		
4	FWEnable	✓	✓	0	0 = Fast Write disabled	1 = Fast Write enabled
5	4GEnable	✓	✓	0	0 = 4G Addressing disabled	1 = 4G Addressing enabled
6..7	Reserved	✓	✓	0		
8	AGPEnable	✓	✓	0	0 = AGP Mastering disabled	1 = AGP Mastering enabled
9	SBAEnable	✓	✓	0	0 = sideband addressing disabled	1 = sideband addressing enabled
10..23	Reserved	✓	✗	0		
24..31	RQDepth	✓	✓	0	Maximum number of AGP requests that can be queued. The RQDepth set in this field should never exceed the value in the CFGAGPStatus register. The maximum RQDepth used internally is the lower of these two RQDepth fields in case this field has been programmed incorrectly.	

Notes: This register controls the operation of the AGP interface.

- If AGP Capable is not set, writes to this register will be discarded.
- If SBACapable is not set and SBAEnable is set, AGP accesses will be disabled.
- AGP Capable is a term used to express the logical OR of AGP1X Capable with AGP2X Capable with AGP4X Capable.

## CFGACGRev

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGACGRev	Configuration	0x042	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..15					See CFGCapID and CFGNextPtr
16..19	Minor Rev	✓	✗	0	Configured by AGP Capable 0 when AGP Capable = 0 or 1
20..23	Major Rev	✓	✗	See Desc.	Configured by AGP Capable <ul style="list-style-type: none"> <li>0 when AGP Capable = 0</li> <li>0x2 when AGP Capable = 1</li> </ul>
24..31	Reserved	✓	✗	0	

Notes: This register reports the revision of the AGP specification to which the device conforms. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

## CFGAGPStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGAGPStatus	Configuration	0x044	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..2	Rate	✓	✗	see Desc.	Configured by AGP 1X Capable, Configured by AGP 2X Capable, Configured by AGP 4X Capable 0 = Configured by AGP 1X Capable 1 = Configured by AGP 2X Capable 2 = Configured by AGP 4X Capable
3	Reserved	✓	✗	0	
4	FW	✓	✓	0	
5	4G	✓	✓	0	
9	SBA	✓	✗	see Desc.	Configured by AGP Capable Side Band Addressing 0 when AGP Capable = 0 or SBACapable = 0 1 when AGP Capable = 1 and SBACapable = 1
10..23	Reserved	✓	✗	0	
24..31	RQ	✓	✗	see Desc.	Maximum number of AGP requests supported Configured by AGP Capable 0 if AGP Capable = 0 0x1F if AGP Capable = 1, = 32 outstanding requests

Notes: This register describes the AGP capabilities of the device. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

## CFGBaseAddr0

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGBaseAddr0	Configuration	0x10	Bitfield
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	✓	✗	0	0 = Region is in PCI memory space.
1..2	Address Type	✓	✗	0	0 = Memory Space, not prefetchable, in 32 bit address space
3	Prefetchable	✓	✗	0	0 = Region is not prefetchable.
4..16	Size Indication	✓	✗	0	0 = Control registers must be mapped into 128 Kbytes.
17..31	Base Offset	✓	✓	0	Loaded at boot time to set offset of the control register space (region 0)

Notes: Base Address 0 Register contains the PERMEDIA 3 control space offset. The control registers are in memory space. They are prefetchable and can be located anywhere in 32 bit address space.

## CFGBaseAddr1

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGBaseAddr1	Configuration	0x14	Bitfield
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	✓	✗	0	0 Region is in PCI memory space.
1..2	Address Type	✓	✗	0	0 Locate anywhere in 32 bit address space
3	Prefetchable	✓	✗	0	0 = Region is not prefetchable if PrefetchEnable = 0. 1 = Region is prefetchable if PrefetchEnable = 1.
4..25	Size Indication	✓	✗	0	0 = Region size of 64Mbytes.
26..31	Base Offset	✓	✓	0	Loaded at boot time to set offset of the memory space for aperture one.

Notes: The Base Address 1 Register contains the PERMEDIA 3 aperture one memory offset. It is prefetchable and can be located anywhere in 32 bit address space

## CFGBaseAddr2

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGBaseAddr2	Configuration	0x18	Bitfield
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	✓	✗	0	0 = Region is in PCI memory space.
1..2	Address Type	✓	✗	0	0 = Locate anywhere in 32 bit address space
3	Prefetchable	✓	✗	0	0 = Region is not prefetchable if PrefetchEnable = 0. 1 = Region is prefetchable if PrefetchEnable = 1.
4..22	Size Indication	✓	✗	0	0 = Region size of 64Mbytes.
26..31	Base Offset	✓	✓	0	Loaded at boot time to set offset of the memory space for aperture two.

- 
- Notes:
- The Base Address 2 Register contains the PERMEDIA 3 aperture 2 memory offset. It is prefetchable and can be located anywhere in 32 bit address space
  - The Base Address 3 Register contains the base address of the PERMEDIA 3 Indirect IO aperture, and defines the size and type of this region.
- 

## CFGBIST

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGBIST	Configuration	0x0F	Integer
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0..23					See CFGLatTimer and CFGCacheLine
24..31	BIST	✓	✗	0	0 = BIST unsupported by PERMEDIA 3 over the PCI interface

- 
- Notes: Optional register used for control and status of Built-In Self Test (BIST).
-

## CFGCacheLine

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGCacheLine	Configuration	0x0C	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..15	Cache Line Size	✓	✗	0	0= Cache line size unsupported
8..31					See CFGBist, CFGHeaderType, and CFGLatTimer

---

Notes: This register specifies the cache line size in units of 32 bit words. It is only implemented for PCI bus masters that use the “memory write and invalidate” command. PERMEDIA 3 does not use this command.

---

## CFGCapID

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGCapID	Configuration	0x040	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7	Capability ID	✓	✗	see desc.	Configured by AGP Capable
					0 when AGP Capable = 0 2 when AGP Capable = 1
8..23					See CFGNextPtr, CFGAGPRev and Reserved
24..31	Reserved	✗	✗	0	

---

Notes: This register specifies that the device has AGP capability. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable

---

## CFGCapPtr

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGCapPtr	Configuration	0x34	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7	Capability Ptr	✓	✗	0x4C	Pointer to Power Management capability, address 0x4C.
8..31	Reserved	✗	✗	0	

---

Notes: This register is an eight bit register used to provide an offset into the configuration space for the first item in a capabilities list. It is used to point to the Power Management Capability that commences at offset 0x48

---

## CFGCardBus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGCardBus	Configuration	0x28	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..31	CardBus CIS Pointer	✗	✗	0	0 = Not implemented

---

Notes:

---

## CFGClassCode

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGClassCode	Configuration	0x09	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7					See CFGRevisionId
8..15	DeviceClass	✓	✗	from Configuration data	see table below
16..23	SubClass	✓	✗	from Configuration data	see table below
24..31	BaseClass	✓	✗	from Configuration data	see table below

---

Notes: This device is used to identify the generic function of the PERMEDIA 3 device. This is determined by setting the BaseClassZero and FixedVGAAddressing pins. A more detailed description of the generic function types can be found in Appendix D of the PCI Specification (revisions 2.1 or 2.2).

---

Configuration Pins					
BaseClass Zero (Config Bit)	Fixed SVGA Addressing	Base Class	Sub Class	Device Class	Generic Function
0	Disabled	0x03	0x80	0x00	“Other” display controller
0	Enabled	0x03	0x00	0x00	VGA Compatible Controller
1	Disabled	0x00	0x00	0x00	Non-VGA Compatible Controller
1	Enabled	0x00	0x1	0x00	VGA Compatible Device

## CFGCommand

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGCommand	Configuration	0x04	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0	I/O Space Enable	✓	✗	0	0 = Disable I/O Space Accesses 1 = Enable I/O Space Accesses
					If fixed SVGA addressing is disabled, and indirect I/O region is disabled, this bit will be 0
1	Memory Space Enable	✓	✓	0	0 = Disable memory Space Accesses 1 = Enable memory Space Accesses
2	Bus Master Enable	✓	✓	0	0 = Disable master access 1 = Enable master access
3	Special Cycle Enable	✓	✗	0	0 = Permedia3 never responds to this special cycle accesses
4	Memory Write and Invalidate Enable	✓	✗	0	0 = "Memory Write and Invalidate" is never generated.
5	SVGA Palette Snoop Enable	✓	✗	0	0 = Treat palette accesses like all other SVGA accesses 1 = Enable SVGA Palette snooping
6	Parity Error Response enable	✓	✗	0	0 = Permedia3 does not support parity error reporting
7	Address/Data stepping enable	✓	✗	0	0 = Permedia3 does not perform stepping
8	SERR driver enable	✓	✗	0	0 = Permedia3 does not support parity error reporting
9	Master Fast Back-to-Back Enable	✓	✗	0	0 = Permedia3 master does not do fast back-to-back accesses
10..15	Reserved	✓	✗	0	
16..31					See CFGStatus

---

Notes: The command register provides control over a device's ability to generate and respond to PCI cycles. It contains sufficient control bits to fulfill the PERMEDIA 3 PCI functionality. Writing 0 to this register disconnects the device from the PCI for all except configuration accesses

---

## CFGDeviceID

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGDeviceID	Configuration <i>Control register</i>	0x02	Integer

Bits	Name	Read	Write	Reset	Description
0..15					See CFGVendorID
16..31	DeviceID	✓	✗	0xA	Device identification number: 0x000A = 3Dlabs PERMEDIA 3 device identification number

## CFGHeaderType

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGHeaderType	Configuration <i>Control register</i>	0x0E	Integer

Bits	Name	Read	Write	Reset	Description
0..15					See CFGLatTimer and CFGCacheLine
16..23	Header Type.	✓	✗	0	PCI Definition: 0 = Single Function Device
24..31					See CFGBist

## CFGIndirectAddress

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGIndirectAddress	Configuration <i>Control register</i>	0x0F8	Bitfield

Bits	Name	Read	Write	Reset	Description
0..25	Offset	✓	✓	0	Offset within the region.
26..27	Reserved	✓	✗	0	
29..31	Base Address Select	✓	✓	0	0 = Base Address 0      1 = Base Address 1 2 = Base Address 2      3-6 = Reserved 7 = ROM Region

- Notes:
1. The Reserved Base Address Select values can be written to or read from the register, but in this case, indirect accesses are treated as if to Base Address 0.
  2. Reading the indirect trigger register CFGIndirectTrigger returns the value at the location pointed to by the indirect address register. Indirect data register CFGIndirectData will be written to the location pointed to by the indirect address register CFGIndirectAddress when the indirect trigger register is written.

## CFGIndirectData

Name	Type	Offset	Format
CFGIndirectData	Configuration	0x0F4	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..31	Data	✓	✓	0	Data to be written indirectly

- 
- Notes:
1. This register is used to access regions 0 to 3 and the ROM region directly through the config space. The region to be accessed and the offset into that region are programmed into the CFGIndirectAddress register. Data written to the CFGIndirectData register will be written to the location pointed to by the CFGIndirectAddress register when the CFGIndirectTrigger register is written.
  2. Reading the CFGIndirectTrigger register returns the value at the location pointed to by the CFGIndirectAddress register.
- 

## CFGIndirectTrigger

Name	Type	Offset	Format
CFGIndirectTrigger	Configuration	0xFC	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..31	Trigger	✓	✓	0	

- 
- Notes: This register is used to trigger indirect accesses as specified by the indirect address and data registers, *CFGIndirectAddress* and *CFGIndirectData*
- 

## CFGIntLine

Name	Type	Offset	Format
CFGIntLine	Configuration	0x3C	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..7	Interrupt Line	✓	✓	0	Not read or written by the PERMEDIA 3 device itself.
8..31					See CFGMinGrant, CFGIntPin and CFGMaxLat

- 
- Notes: The Interrupt Line register in an 8-bit register used to communicate interrupt line routing information
-

## CFGIntPin

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGIntPin	Configuration	0x3D	Integer
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0..7					See CFGIntLine
8..15	Interrupt Pin	✓	✗	0x1	0x01 = PERMEDIA 3 uses Interrupt pin INTAN
16..31					See CFGMinGrant and CFGMaxLat

---

Notes: The Interrupt Pin register specifies the interrupt line that PERMEDIA 3 uses.

---

## CFGLatTimer

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGLatTimer	Configuration	0x0D	Integer
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0..7					See CFGCacheLine
8..15	Latency Timer Count	✓	✗	0	Sets the maximum number of PCI clock cycles for master burst accesses.
16..31					See CFGBist and CFGHeaderType

---

Notes: This register specifies, in PCI bus clocks, the value of the latency timer for this PCI bus master

---

## CFGMaxLat

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGMaxLat	Configuration	0x3F	Integer
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0-23					See CFGMinGrant, CFGIntPin and CFGIntLine
24-31	Maximum Latency	✓	✗	0xC0	

---

Notes: This register specifies how often the PCI device needs to gain access to the PCI bus.

---

## CFGMinGrant

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGMinGrant	Configuration	0x3E	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0-15					See CFGIntPin and CFGIntLine
16..23	MinimumGrant	✓	✗	0xC0	
24-31					See CFGMaxLat

---

Notes: This register specifies how long a burst period the PCI device needs.

---

## CFGNextPtr

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGNextPtr	Configuration	0x041	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7					See CFGCapID
8-15	Next Ptr	✓	✗	0	0 = no further capabilities in list
16..23					See CFGAGPRev
24..31	Reserved	✓	✗	0	

---

Notes: This register points to the next capability data structure. However as there are no more, it is set to zero.

---

## CFGPMC

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGPMC	Configuration	0x4E	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7					see CFGPMCApID
8..15					see CFGPMNextPtr
16..18	Version	✓	✗	0x1	1 = complies with Revision 1.0 of the PCI Power Management Interface spec.
19	PME clock	✓	✗	0	0 = PME# is not supported in any state
20	Aux Power source	✓	✗	0	0 = PME# is not supported in D3(cold)
21	DSI	✓	✗	1	1 = PERMEDIA 3 requires special initialization following transition to the D0 uninitialized state
22..24	Reserved	✓	✗	0	
25	D1_Support	✓	✗	0x1	1 = D1 power level is supported
26	D2_Support	✓	✗	0	0 = D2 power level is not supported
27..31	PME_Support	✓	✗	0	0 = PME# signal is not asserted in any power state

---

Notes:

---

## CFGPMCApID

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGPMCApID	Configuration	0x4C	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7	Power Management Capability ID	✓	✗	0x1	0x01 = Power Management Capability
8..15					See CFGPMNextPtr
16..31					See CFGPMC

---

Notes: This register specifies that the device has Power Management capability

---

## CFGPMCS

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGPMCS	Configuration	0x50	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..1	PowerState	✓	✓	0	Valid values are 0,1 and 3. If 2 is written to the register, the write is discarded (D2 is not supported) 0 = D0 1 = D1 ( This drives the "Low Power" bit internally) 3 = D3(hot)
2..7	Reserved	✓	✗	0	
8	PME_EN	✓	✗	0	0 = PME# signal is not asserted in D3(cold)
9..12	Data_Select	✓	✗	0	0 = Data register not supported
13..14	Data_scale	✓	✗	0	0 = Data register not supported
15	PME_Status	✓	✗	0	0 = PME# signal is not asserted in D3(cold)
8..15					See CFGPMCSR_BSE
16..31					See CFGPMData

---

Notes:

---

## CFGPMCSR\_BSE

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGPMCSR_BSE	Configuration	0x52	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..15					See CFGPCMS
16..23	Power Management Bridge support	✓	✗	0	0 = PERMEDIA 3 is not a bridge.
24..31					See CFGPMData

---

Notes: This register specifies the Power Management PCI-PCI bridge support

---

## CFGPMData

Name	Type	Offset	Format
CFGPMData	Configuration	0x53	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..15					See CFGPCMS
16..23					See CFGPMSR_BSE
24..31	PMDData	✓	✗	0	0 = This capability is not supported.

---

Notes: This register is the optional Power Management Data register

---

## CFGPMNextPtr

Name	Type	Offset	Format
CFGPMNextPtr	Configuration	0x4D	
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7					See CFGPMCcapID
8..15	Next Ptr	✓	✗	See Desc.	0 = no further capabilities in list if AGP Capable = 0 0x40 = point to AGP Capability if AGP Capable = 1
16..31					See CFGPMC

---

Notes: This register specifies the device has next capability item. This register reports the revision of the AGP specification to which the device conforms. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

---

## CFGRevisionID

Name	Type	Offset	Format
CFGRevisionID	Configuration	0x08	Integer
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0..7	RevisionID	✓	✗	0x1	Revision Identification Number
8..31					See CFGClassCode

---

Notes:

---

## CFGRomAddr

Name	Type	Offset	Format
CFGRomAddr	Configuration	0x30	Bitfield
	<i>Control register</i>		

Bits	Name	Read	Write	Reset	Description
0	Access Decode Enable	✓	✓	0	0= Expansion ROM accesses disabled 1= Expansion ROM accesses enabled
1..10	Reserved	✓	✗	0	0 = PCI Reserved register bits
11..15	Size Indication	✓	✗	0	0 = Indicates that Expansion ROM must be mapped into 64Kbytes.
16..31	Base Offset	✓	✓	0	Loaded at boot time to set offset of the expansion ROM.

---

Notes: The expansion ROM base register is the offset address for the expansion ROM.

---

## CFGStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGStatus	Configuration	0x06	Bitfield
<i>Control register</i>			

Bits	Name	Read	Write	Reset	Description
0..15					See CFGCommand
16..19	Reserved	✗	✗	0	
20	Cap_List	✓	✗	0x1	1 = PERMEDIA 3 can accept additional capabilities beyond PCI2.1. These are power management and AGP (if AGP Capable is set in CFGCapID)
21	66MHz Capable	✓	✗	X	0 = Permedia3 is 33MHz capable only   1 = Permedia3 is 66MHz capable
22	UDF Supported	✓	✗	0	0 = Permedia3 does not support user-definable configurations
23	Fast back-to-back capable	✓	✗	0x1	1 = Permedia3 can accept fast back-to-back PCI transactions
24	Data Parity Error Detected	✓	✗	0	0 = Parity checking not implemented on Permedia3
25..26	DEVSEL Timing	✓	✗	0x1	1 = Permedia3 asserts DEVSEL# at medium speed
27	Signaled Target Abort	✓	✗	0	0 = Permedia3 never signals Target-Abort
28	Received Target Abort	✓	✓	0	This bit is set by the Permedia3 bus master whenever its transaction is terminated with Target-Abort
29	Received Master Abort	✓	✓	0	This bit is set by the Permedia3 bus master whenever its transaction is terminated with Master-Abort
30	Signalled System Error	✓	✗	0	0 = Permedia3 never asserts a system error
31	Detected Parity Error	✓	✗	0	0 = Parity checking is not implemented by Permedia3

---

Notes: Writes to this register causes bits to be reset, but not set. A bit is reset whenever the register is loaded with the corresponding bit position set to one. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable

---

## CFGSubsystemId

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGSubsystemId	Configuration <i>Control register</i>	0x02E	Integer

Bits	Name	Read	Write	Reset	Description
0..15					See CFGSubsystemVendorID
16..31	SubsystemId	✗	✓ once	see text	

Notes: This register is used to identify the add-in board on which the PERMEDIA 3 device resides. It has two possible reset states: the value may be loaded from the ROM byte addresses 0xFFFFE and 0xFFFF, or reset to the Device ID and then written to once before it becomes read only. The option is controlled by a configuration register

## CFGSubsystemVendorId

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGSubsystemVendorId	Configuration <i>Control register</i>	0x02C	Integer

Bits	Name	Read	Write	Reset	Description
0..15	SubsystemVendorID	✗	✓ once	see text	
16..31					See CFGSubsystemId

Notes: This register is used to identify the vendor of the add-in board on which the PERMEDIA 3 device resides. It has two possible reset states: The value may be loaded from the ROM byte addresses 0xFFFFC and 0xFFFFD, or reset to the vendor ID and then written to once before it becomes read-only. The option is controlled by a configuration register

## CFGVendorID

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
CFGVendorID	Configuration <i>Control register</i>	0x00	Integer

Bits	Name	Read	Write	Reset	Description
0..15	Vendor ID	✓	✗	0x3D3D	3Dlabs Company Code
16..31					See CFGDeviceID

Notes: Vendor Identification Number

## 4.2 Region 0 Control Status (0x0000-0x02FF)

### AGPControl

Name	Type	Offset	Format
AGPControl	Control Status <i>Control register</i>	0x078	Bitfield

Bits	Name	Read	Write	Reset	Description	
0..2	Reserved	✓	✗	0		
3	AGP Long Read Disable	✓	✓	0	0 = AGP Long Read Requests may be generated.	1 = AGP Long Read Requests disabled.
4	Reserved	✓	✗	0		
5	AGP Data Fifo throttle	✓	✓	0	0 = RBF# throttle start of data transfer for low priority reads.	1 = Only request data when space is available in AGP data fifo to start receiving the burst (RBF# never asserted)
6	AGP High Priority	✓	✓	0	0 = Use AGP Low Priority reads.	1 = Use AGP High Priority reads
7..31	Reserved	✓	✗	0		

---

Notes: The AGP control register sets up the AGP master.

---

## ApertureOne ApertureTwo

Name	Type	Offset	Format
ApertureOne	Control Status	0x50	Bitfield
ApertureTwo	Control Status <i>Control register</i>	0x58	Bitfield

Bits	Name	Read	Write	Reset	Description	
0..7	Reserved	✓	✗	0		
8	VGA Access	✓	✓	0	0 = Address memory controller directly.	1 = Address memory through SVGA subsystem.
9	ROM Access	✓	✓	0	0 = Use this aperture to access memory (SVGA or direct).	1 = Use this aperture to access the Expansion ROM.
10..31	Reserved	✓	✗	0		

Notes: Two memory apertures are provided, each being a PCI region with a fixed size of 64 MBytes. A variety of different access modes are possible - these are now controlled in the Bypass controller registers. The ApertureOne and ApertureTwo registers allow the Apertures to be used to access the SVGA or the ROM instead of the memory controller

## ChipConfig

Name	Type	Offset	Format
ChipConfig	Control Status <i>Control register</i>	0x70	Bitfield

Bits	Name	Read	Write	Reset	Description
0	BaseClassZero	✓	✓	X	0 = Use the correct PCI Base Class Code 1 = Force PCI Base Class Code to be zero
1	VGAEnable	✓	✓	X	0 = Disable internal SVGA subsystem 1 = Enable internal SVGA subsystem
2	VGAFixed	✓	✓	X	0 = Disable SVGA fixed address decoding 1 = Enable SVGA fixed address decoding
3..4	Reserved	✓	✗	X	
5	RetryDisable	✓	✓	X	0 = Enable PCI Retry using "Disconnect-Without-Data" 1 = Disable PCI Retry using "Disconnect-Without-Data"
6	Reserved	✓	✗	X	

7	ShortReset	✓	✓	X	0 = Generate normal "AReset" pulse to rest of the chip 1 = Generate short "AReset" pulse (BusReset+ 64 clocks)
8	SBA Capable	✓	✓	X	0 = AGP sideband Addressing Disable 1 = AGP sideband Addressing Enable
9	AGP 1X Capable	✓	✓	X	0 = Not AGP 1X Capable 1 = AGP 1X Capable
10	AGP 2X Capable	✓	✓	X	0 = Not 2X Capable 1 = 2X Capable
11	AGP 4X Capable	✓	✓	X	0 = Not 4X Capable 1 = 4X Capable
12	SubsystemFromRom	✓	✓	X	0 = Leave subsystem registers with reset values 1 = Load subsystem registers from ROM after reset
13	IndirectIOEnable	✓	✓	X	0 = Base Address 3 disabled - Indirect IO accesses cannot be performed 1 = IndirectIO accesses enabled
14	WC Enable	✓	✓	X	0 = Upper half of region zero is a byte swapped version of lower half 1 = Upper half of region zero is flagged as a Write combined version of the lower half
15	Prefetch Enable	✓	✓	X	0 = Regions 1 and 2 marked as not prefetchable 1 = Regions 1 and 2 marked as prefetchable
16..27	Reserved	✓	✗	X	(all bits zero)
28..31	Mask rev	✓	✗	See Desc.	Value gives the Mask Revision. The initial revision is 0x0.

Notes: Most of the sampled values from the configuration pins are loaded into the ChipConfig register on the trailing edge of reset. This register can then be read back over the PCI bus, to allow the host to determine how the Permedia 3 chip has been configured, and to modify various fields of the configuration if required.

## ControlDMAAddress

Name	Type	Offset	Format
ControlDMAAddress	Control Status <i>Control register</i>	0x28	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Control DMA Start Address	✓	✓	0	PCI start address for PCI master read transfer to the graphics processor input fifo.

Notes: When using the GPIIn FIFO DMA controller to load the graphics processor, the Control DMA Start Address register should be loaded with the PCI address of the first word in the buffer to be transferred. Writing to the Control DMA Start Address register loads the address into the Control DMA address counter. Once a DMA has been set off, the next Control DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is already underway.

## ControlDMAControl

**Name** ControlDMAControl  
**Type** Control Status  
*Control register*  
**Offset** 0x60  
**Format** Bitfield

Bits	Name	Read	Write	Reset	Description
0	ControlDMA Byte Swap Control	✓	✓	0	This field should only be changed when the ControlDMA controller is idle. 0 = Standard. 1 = Byte Swapped is idle.
1	ControlDMA using AGP	✓	✓	0	0 = DMA uses PCI Master 1 = DMA uses AGP Master
2..31	Reserved	✓	✗	0	

Notes: The DMA control register sets up the data transfer modes for the DMA controller. Data transfer can be set to byte swapped for big endian hosts.

## ControlDMACount

**Name** ControlDMACount  
**Type** Control Status  
*Control register*  
**Offset** 0x30  
**Format** Integer

Bits	Name	Read	Write	Reset	Description
0..15	Control DMA Count	✓	✓	0	Number of words to be transferred in the DMA operation. The valid range for this register is 0 to 65535. The register behaviour is undefined if it is written to while non-zero and Mastering is enabled. Mastering is enabled if ControlDMAUseAGP = 0 and PCI Bus Master Enabled or ControlDMAUseAGP = 1 and AGP Master is enabled. See DMAControlRegister.
16..31	Reserved	✓	✗	0	

Notes: 1. When using the GPIn FIFO DMA controller to load the graphics processor, the Control DMA Start Address register should be loaded with the PCI address of the first word in the buffer to be transferred. Writing to the Control DMA Start Address register loads the address into the Control DMA address counter. Once a DMA has been set off, the next Control DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is already underway.  
 2. Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop.

## ErrorFlags

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ErrorFlags	Control Status <i>Control register</i>	0x38	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Input FIFO Error Flag	✓	✓	0	Flag set on write to full input FIFO. 0 = No error. 1 = Error outstanding.
1	Output FIFO Error Flag	✓	✓	0	Flag set on read from empty output FIFO. 0 = No error. 1 = Error outstanding.
2	Reserved	✓	✗	0	
3	Control DMA Error Flag	✓	✓	0	Flag set for direct or register access to input FIFO while DMA is in progress (i.e. when the Control DMACount register is not zero). 0 = No error. 1 = Error outstanding.
4	Video Fifo Underflow Error Flag	✓	✓	0	Flag set when video FIFO underflows 0 = No error 1 = Error outstanding
5	Video Stream B Underflow Error Flag	✓	✓	0	Flag set when video stream B FIFO underflows 0 = No error. 1 = Error outstanding.
6	Video Stream A Overflow Error Flag	✓	✓	0	Flag set when video stream A FIFO Overflows 0 = No error. 1 = Error outstanding.
7	PCI Master Error Flag	✓	✓	0	Flag set when either Master abort or Target abort occurs while PCI Master access in progress. - The CFGStatus register can be read to determine the type of error. 0 = No error. 1 = Error outstanding.
8	GPOutDMA Error Flag	✓	✓	0	Flag set for slave access to output FIFO while DMA is in progress 0 = No error. 1 = Error outstanding.
9	Control DMA Count Overwrite Error Flag	✓	✓	0	Flag set if an attempt is made to write the Control DMACount register when it is not zero. 0 = No error. 1 = Error outstanding.
10	GPOutDMA Feedback Error Flag	✓	✓	0	Flag set if a feedback error occurs. 0 = No error. 1 = Error outstanding.
11	VSA Invalid Interlace Error Flag	✓	✓	0	Flag set if invalid interlace is detected on video stream A. 0 = No error. 1 = Error outstanding.
12	VSB Invalid Interlace Error Flag	✓	✓	0	Flag set if invalid interlace is detected on video stream B. 0 = No error. 1 = Error outstanding.

13	HostIn DMA Error Flag	✓	✓	0	Flag set if HostIN DMA error occurs 0 = No error      1 = Error Outstanding
14..31	Reserved	✓	✗	0	

Notes: The Error Flags register shows which errors are outstanding in PERMEDIA3 . Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write.

## FIFODiscon

**Name**  
FIFODiscon

**Type**  
Control Status  
*Control register*

**Offset**  
0x68

**Format**  
Bitfield

Bits	Name	Read	Write	Reset	Description
0	Input FIFO Disconnect Enable	✓	✓	0	0 = Disabled 1 = Enabled
1	Output FIFO Disconnect Enable	✓	✓	0	0 = Disabled 1 = Enabled
2	Texture FIFO Disconnect Enable	✓	✓	0	0 = Disabled 1 = Enabled
3..31	Reserved	✓	✗	0	

Notes: The FIFODiscon register enables the input and output FIFO disconnect signals, which drive two physical pins on the PERMEDIA 3. Disconnects are disabled at reset. It also allows protocol disconnects to be enabled for the Texture FIFO.

## GPOutDMAAddress

**Name**  
GPOutDMAAddress

**Type**  
Control Status  
*Control register*

**Offset**  
0x080

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..31	GPOutDMAAddress	✓	✗	0	Next address to be issued to the DMA Arbiter.

Notes: The *GPOutDMA* Address register can be used to monitor the progress of the GPOutDMA controller. It returns the next address to be issued to the DMA arbiter.

## HostTextureAddress

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
HostTextureAddress	Control Status <i>Control register</i>	0x0100	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	0	.
4..31	HostTextureAddress	3	3	X	

---

Notes: Used in "Slave Download Mode" to supply the address of the first word of a texture

---

## InFIFOSpace

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
InFIFOSpace	Control Status <i>Control register</i>	0x18	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Input FIFO Space	✓	✗	128	The number of empty words in the input FIFO. This number of words can be updated before checking "InFIFOSpace" again.

---

Notes: The InFIFOSpace register shows the number of words that can currently be written to the input FIFO. This register can be read at any time. If the DMA controller for the FIFO is in use, the value read is a snapshot of the current FIFO status.

---

## IntEnable

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
IntEnable	Control Status <i>Control register</i>	0x08	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Control DMA Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt.
1	Sync Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt

2	Reserved	✓	✗	0	
3	Error Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt.
4	Vertical Retrace Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable Interrupt
5	Scanline Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable Interrupt
6	Texture DownLoad Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
7	Bypass DMA Read Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
8	VSB Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
9	VSA Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
10	VS Serial Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt.
11	VidDDC Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
12	VS External Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
13	Bypass DMA Write Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt
14	HostIn Command Interrupt Enable	✓	✓	0	0 = Disable interrupt. 1 = Enable interrupt.
15	VS DMA Interrupt enable	✓	✓	0	0 = Disable interrupt 1 = Enable interrupt
16..31	Reserved	✓	✗	0	Read Only.

---

Notes: The IntEnable register selects which internal conditions are permitted to generate a bus interrupt. At reset all interrupt sources are disabled

---

## IntFlags

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
IntFlags	Control Status <i>Control register</i>	0x10	Bitfield

Bits	Flag Name	Read	Write	Reset	Description
0	Control DMA	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
1	Sync	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
2	Reserved	✓	✗	0	
3	Error	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
4	Vertical Retrace	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
5	Scanline	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
6	Texture Download	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
7	Bypass Read DMA	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
8	VSB	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
9	VSA	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
10	VS Serial	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
11	VidDDC	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
12	VS External	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
13	Bypass Write DMA	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding.
14	HostIn Command DMA	✓	✓	0	0 = No interrupt. 1 = Interrupt outstanding
15	VS DMA	✓	✓	0	0 = No interrupt 1 = Interrupt Outstanding
16..30	Reserved	✓	✗	0	
31	VGA Interrupt Line	✓	✗	0	0 = No interrupt. 1 = Interrupt asserted.

Notes: The IntFlags register shows which interrupts are outstanding. Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write. (The exception is bit 31, which is read-only and reflects the state of the interrupt line from the VGA. The VGA Interrupt must be enabled and reset by accessing the VGA directly, but is visible in this register for convenience.)

## LogicalTexturePage

Name	Type	Offset	Format
LogicalTexturePage	Control Status <i>Control register</i>	0x118	Integer

Bits	Name	Read	Write	Reset	Description
0..15	LogicalTexturePage	3	5	X	
16..31	Reserved	3	5	0	

Notes: Used with Slave Download Mode to complete the Texture FIFO protocol..

## OutFIFOWords

Name	Type	Offset	Format
OutFIFOWords	Control Status <i>Control register</i>	0x0020	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Output FIFO Words	✓	✗	0	The number of valid words in the output FIFO. This number of words can be read before checking "OutFIFOWords" again.

Notes: The OutFIFOWords register shows the number of words currently in the output FIFO. This register can be read at any time.

## PCIAbortAddress

Name	Type	Offset	Format
PCIAbortAddress	Control Status <i>Control register</i>	0x098	Integer

Bits	Name	Read	Write	Reset	Description
0..31	PCIAbortAddress	✓	✗	0	

Notes: The PCIAbortAddress register contains the first PCI Address issued by the PCI Master to cause an Abort.

## PCIAbortStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
PCIAbortStatus	Control Status <i>Control register</i>	0x090	Bitfield

Bits	Name	Read	Write	Reset	Description
0..6	ReadSource	✓	✗	0	The read source in the DMA Arbiter that caused the Abort.
7	ReadStatus	✓	✗	0	0 = No read abort                      1 = Read abort
8..14	WriteSource	✓	✗	0	The Write source in the DMA Arbiter which caused the Abort.
15	WriteStatus	✓	✗	0	0 = No Write abort                      1 = Write abort.
16..31	Reserved	✓	✗	0	

Notes: The PCIAbortStatus register reports whether a PCI Master read or write operation has caused an abort (either a Master Abort or Target Abort). The PCIAbortAddress register can be read to determine the first PCI Address issued which caused an abort. The PCIAbortStatus register can be cleared by writing any value to the register.

## PCIFeedbackCount

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
PCIFeedbackCount	Control Status <i>Control register</i>	0x088	Integer

Bits	Name	Read	Write	Reset	Description
0..31	PCI Feedback Count	✓	✗	0	Number of words that have been transferred in the DMA operation.

Notes: The PCIFeedbackCount register can be read to monitor the progress of a Feedback DMA. The value returned is the number of double words transferred in the current DMA

## PCIPLLStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
PCIPLLStatus	Control Status <i>Control register</i>	0x00F0	Bitfield

Bits	Name	Read	Write	Reset	Description
0..8	PCIPLLSetup	✓	✓	0x1327	Provides 9 bits of setup for the deskew PLL.
9..11	PCIPLL PostScale	✓	✓	0x1	Divide by 2
12	PCIPLL Enable	✓	✓	0x1	
13..30	Reserved	✓	✗	0	0
31	Reserved	✗	✗	0	Deskew lock

---

Notes: The PCIPLLStatus register controls the PCI deskew PLL status bits.

---

## ResetStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ResetStatus	Control Status <i>Control register</i>	0x00	Integer

Bits	Name	Read	Write	Reset	Description
0..30	Reserved	✓	✗	0	
31	Software Reset Flag	✓	✓	0	0 = GP is ready for use. 1 = GP is being reset and must not be used

---

Notes: Writing to the reset status register causes a software reset of the graphics processor (GP). The software reset does not reset the bus interface. The reset takes a number of cycles to complete during which the graphics processor should not be used. A flag in the register shows that the software reset is still in progress.

---

## TexDMAAddress

Name	Type	Offset	Format
TexDMAAddress	Control Status <i>Control register</i>	0x120	Integer

Bits	Name	Read	Write	Reset	Description
0..31	TexDMA Address	✓	✗	X	

---

Notes: This register returns the address of the last data returned in response to a texture read operation.

---

## TexFIFOSpace

Name	Type	Offset	Format
TexFIFOSpace	Control Status <i>Control register</i>	0x128	Integer

Bits	Name	Read	Write	Reset	Description
0..31	TexFIFOSpace	✓	✗	0x10	

---

Notes: This register returns number of 128-bit spaces in the Texture Data FIFO. space is decremented by 1 after four 32-bit writes to the FIFO region. Software must always write in multiples of four 32-bit words.

---

## TextureDownloadControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
TextureDownloadControl	Control Status <i>Control register</i>	0x108	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Texture Download Enable	✓	✓	X	
1	Texture Download Busy	✓	✗	X	
2	Texture MemType	✓	✓	X	0 = PCI, 1 = AGP Download
3..7	TextureGranularity	✓	✓	X	
8..12	TextureThreshold	✓	✓	X	
13	SlaveTextureDownload	✓	✓	X	0 = Use Texture DMA for downloads - Slave Writes to the FIFO are discarded. 1 = Use Slave writes into the FIFO. (slave Reads of FIFO return zero)
14..31	Reserved	✓	✗	0	

---

Notes:

---

## TextureOperation

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
TextureOperation	Control Status <i>Control register</i>	0x110	Integer

Bits	Name	Read	Write	Reset	Description
0..8	Length	✓	✗	X	
9..10	Memory Pool	✓	✗	X	
11	Host Virt	✓	✗	X	
12..31	Reserved	✓	✗	X	

---

Notes: Required in Slave Download Mode to complete the Texture FIFO protocol.

---

## VClkRDacCtl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VClkRDacCtl	Control Status <i>Control register</i>	0x40	Bitfield

Bits	Name	Read	Write	Reset	Description
0	VidCtl(0) pin	✓	✓	0	
1	VidCtl(1) pin	✓	✓	0	

---

Notes: This 2 bit register is used to select which set of RAMDAC control registers is used to control the DClk PLL.

---

### 4.3 Region 0 Bypass Controls (0x0300-0x03FF)

#### ByAperture1Mode ByAperture2Mode

Name	Type	Offset	Format
ByAperture1Mode	Bypass Control	0x0300	Bitfield
ByAperture2Mode	Bypass Control	0x0328	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0..1	ByteSwap	✓	✓	0	Controls byte swapping on writing to or reading from local memory. 0 = ABCD (no swap) 1 = BADC (byte swapped) 2 = CDAB (half word swapped) 3 = DCBA
2	PatchEnable	✓	✓	0	Organizes accesses to local memory to fit 2 dimensional patch. 0 = Off                      1 = On
3..4	Format	✓	✓	0	Pixel format. YUV formats are converted from planar 420 to 422 format on writing, and from 422 to planar 420 on reads: 0 = Raw                      1 = YUYV 2 = UYVY                      3 = Reserved
5..6	PixelSize	✓	✓	0	0 = 8 bits                      2 = 32 bits 1 = 16 bits                      3 = Reserved
7..8	EffectiveStride	✓	✓	0	Stride used to calculate patched address. Should always be bigger or equal to the real stride of the display” 0 = 1024                      1 = 2048 2 = 4096                      3 = 8192
9..15	PatchOffsetX	✓	✓	0	Adjusts X position within patch.
16..20	PatchOffsetY	✓	✓	0	Adjusts Y position within patch.
21	Buffer	✓	✓	0	0 = Framebuffer                      1 = Localbuffer
22..24	DoubleWrite	✓	✓	0	Do two writes for every one received. Defines the boundary on which the second write occurs. A write to an odd multiple of the segment specified causes a write to the corresponding even segment; a write to an even segment causes a write to the odd segment. 0 = Off                      1 = 1 Mbyte 2 = 2 Mbytes                      3 = 4 Mbytes 4 = 8 Mbytes                      5 = 16 Mbytes 6 = 32 Mbytes                      7 = Reserved
25..31	Reserved	✓	✗	0	

Notes:

## ByAperture1UStart ByAperture2UStart

Name	Type	Offset	Format
ByAperture1UStart	Bypass Control	0x0318	Integer
ByAperture2UStart	Bypass Control	0x0340	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..23	UStart	✓	✓	X	Number of 128 bit transfers before interpreting data as U.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

---

## ByAperture1VStart ByAperture2VStart

Name	Type	Offset	Format
ByAperture1VStart	Bypass Control	0x0320	Integer
ByAperture2VStart	Bypass Control	0x0348	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..23	VStart	✓	✓	X	Number of 128 bit transfers before interpreting data as V.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

---

## ByAperture1YStart ByAperture2YStart

Name	Type	Offset	Format
ByAperture1YStart	Bypass Control	0x0310	Integer
ByAperture2YStart	Bypass Control	0x0338	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..23	YStart	✓	✓	X	Number of 128 bit transfers before interpreting data as Y.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

---

## ByAperture1Stride ByAperture2Stride

Name	Type	Offset	Format
ByAperture1Stride	Bypass Control	0x0308	Integer
ByAperture2Stride	Bypass Control	0x0330	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..11	Stride	✓	✓	X	Number of pixels per line.
12..31	Reserved	✓	✗	X	

---

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

---

## ByDMAReadCommandBase

Name	Type	Offset	Format
ByDMAReadCommandBase	Bypass Control <i>Control register</i>	0x0378	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	X	
4..31	Address	✓	✓	X	Base address of command buffer for DMA transfers from system memory to local memory. Always in system memory. Address is 128 bit aligned.

---

Notes:

---

## ByDMAReadCommandCount

Name	Type	Offset	Format
ByDMAReadCommand Count	Bypass Control <i>Control register</i>	0x0380	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Count	✓	✓	X	Number of command packets to transfer.

---

Notes:

---

## ByDMAReadMode

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAReadMode	Bypass Control <i>Control register</i>	0x0350	Bitfield

Bits	Name	Read	Write	Reset	Description
0..1	ByteSwap	✓	✓	0	Controls byte swapping on writing to or reading from local memory. 0 = ABCD (no swap)   1 = BADC (byte swapped)   2 = CDAB (half word swapped)   3 = DCBA
2	PatchEnable	✓	✓	0	Organizes accesses to local memory to fit 2 dimensional patch. 0 = Off   1 = On
3..4	Format	✓	✓	0	Pixel format. YUV formats are converted from planar 420 to 422 format on writing, and from 422 to planar 420 on reads. 0 = Raw   1 = YUYV
5..6	PixelSize	✓	✓	0	0 = 8 bits   1 = 16 bits
7..8	EffectiveStride	✓	✓	0	2 = 4096
9..15	PatchOffsetX	✓	✓	0	Adjusts X position within patch.
16..20	PatchOffsetY	✓	✓	0	Adjusts Y position within patch.
21	Buffer	✓	✓	0	0 = Framebuffer   1 = Localbuffer
22	Active	✓	✓	0	Indicates the status of the DMA. 0 = DMA Idle   1 = DMA Running
23	MemType	✓	✓	0	Type of bus protocol to use for DMA. 0 = PCI   1 = AGP
24..26	Burst	✓	✓	0	Size of burst defined as log2 of burst size.
27	Align	✓	✓	0	Enables alignment of transfers to 64 byte boundaries. 0 = Off   1 = On
28..31	Reserved	✓	✗	0	

Notes: Controls the operation of the DMA controller reading data from system memory and writing it to local memory.

## ByDMAReadStride

Name	Type	Offset	Format
ByDMAReadStride	Bypass Control <i>Control register</i>	0x0358	Integer

Bits	Name	Read	Write	Reset	Description
0..11	Stride	✓	✓	X	Number of pixels per line.
12..31	Reserved	✓	✗	X	

---

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

---

## ByDMAReadUStart

Name	Type	Offset	Format
ByDMAReadUStart	Bypass Control <i>Control register</i>	0x0368	Integer

Bits	Name	Read	Write	Reset	Description
0..23	UStart	✓	✓	X	Number of 128 bit transfers before interpreting data as U.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

---

## ByDMAReadVStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAReadVStart	Bypass Control <i>Control register</i>	0x0370	Integer

Bits	Name	Read	Write	Reset	Description
0..23	VStart	✓	✓	X	Number of 128 bit transfers before interpreting data as V.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

---

## ByDMAReadYStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAReadYStart	Bypass Control <i>Control register</i>	0x0360	Integer

Bits	Name	Read	Write	Reset	Description
0..23	YStart	✓	✓	X	Number of 128 bit transfers before interpreting data as Y.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

---

## ByDMAWriteCommand Base

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteCommand Base	Bypass Control <i>Control register</i>	0x03B0	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	X	
4..31	Address	✓	✓	X	Base address of command buffer for DMA transfers from local memory to system memory. Always in local memory. Address is 128 bit aligned.

---

Notes:

---

## ByDMAWriteCommandCount

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteCommand Count	Bypass Control	0x03B8	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..31	Count	✓	✓	X	Number of command packets to transfer.

---

Notes:

---

## ByDMAWriteMode

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteMode	Bypass Control <i>Control register</i>	0x0388	Bitfield

Bits	Name	Read	Write	Reset	Description
0..1	ByteSwap	✓	✓	0	Controls byte swapping on writing to or reading from local memory. 0 = ABCD (no swap) 1 = BADC (byte swapped) 2 = CDAB (half word swapped) 3 = DCBA
2	PatchEnable	✓	✓	0	Organizes accesses to local memory to fit 2 dimensional patch. 0 = Off                    1 = On
3..4	Format	✓	✓	0	Pixel format. YUV formats are converted from planar 420 to 422 format on writing, and from 422 to planar 420 on reads. 0 = Raw                    1 = YUYV 2 = UYVY                    3 = Reserved
5..6	PixelSize	✓	✓	0	0 = 8 bits                    1 = 16 bits 2 = 32 bits                    3 = Reserved
7..8	EffectiveStride	✓	✓	0	Stride used to calculate patched address. Should always be bigger or equal to the real stride of the display. 0 = 1024                    1 = 2048 2 = 4096                    3 = 8192
9..15	PatchOffsetX	✓	✓	0	Adjusts X position within patch.
16..20	PatchOffsetY	✓	✓	0	Adjusts Y position within patch.
21	Buffer	✓	✓	0	0 = Framebuffer    1 = Localbuffer
22	Active	✓	✓	0	Indicates the status of the DMA. 0 = DMA Idle        1 = DMA Running
23	MemType	✓	✓	0	Type of bus protocol to use for DMA. 0 = PCI                    1 = AGP
24..26	Burst	✓	✓	0	Size of burst defined as log2 of burst size.
27	Align	✓	✓	0	Enables alignment of transfers to 64 byte boundaries.
28..31	Reserved	✓	✗	0	

Notes: Controls the operation of the DMA controller reading data from local memory and writing it to system memory.

## ByDMAWriteStride

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteStride	Bypass Control <i>Control register</i>	0x0390	Integer

Bits	Name	Read	Write	Reset	Description
0..11	Stride	✓	✓	X	Number of pixels per line.
12..31	Reserved	✓	X	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

## ByDMAWriteUStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteUStart	Bypass Control <i>Control register</i>	0x03A0	Integer

Bits	Name	Read	Write	Reset	Description
0..23	UStart	✓	✓	X	Number of 128 bit transfers before interpreting data as U.
24..31	Reserved	✓	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

## ByDMAWriteVStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteVStart	Bypass Control <i>Control register</i>	0x03A8	Integer

Bits	Name	Read	Write	Reset	Description
0..23	VStart	✓	✓	X	Number of 128 bit transfers before interpreting data as V.
24..31	Reserved	✓	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

## ByDMAWriteYStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ByDMAWriteYStart	Bypass Control <i>Control register</i>	0x0398	Integer

Bits	Name	Read	Write	Reset	Description
0..23	YStart	✓	✓	X	Number of 128 bit transfers before interpreting data as Y.
24..31	Reserved	✓	✗	X	

---

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

---

## 4.4 Region 0 Memory Control (0x1000-0x1FFF)

### LocalMemCaps

Name	Type	Offset	Format
LocalMemCaps	Memory Control Command register	0x1018	Bitfield

Bits	Name	Read	Write	Reset	Description
0..3	Column Address	✓	✓	0	Address bits to use for column address.
4..7	RowAddress	✓	✓	0	Address bits to use for row address.
8..11	BankAddress	✓	✓	0	Address bits to use for bank address.
12..15	ChipSelect	✓	✓	0	Address bits to use for chip select.
16..19	PageSize	✓	✓	0	Page size (units = full width of memory) 0 = 32 units      1 = 64 units, etc
20..23	RegionSize	✓	✓	0xF	Region size (units = full width of memory) 0 = 32 units      1 = 64 units, etc
24	NoPrecharge Opt	✗	✓	0	0 = off      1 = on Note that this bit is not readable
25	SpecialMode Opt	✓	✓	0	0 = off      1 = on
26	TwoColorBlockFill	✓	✓	0	0 = off      1 = on
27	CombineBanks	✓	✓	0	0 = off      1 = on
28	NoWriteMask	✓	✓	0x1	0 = off      1 = on
29	NoBlockFill	✓	✓	0x1	0 = off      1 = on
30	HalfWidth	✓	✓	0x1	0 = off      1 = on
31	NoLookAhead	✓	✓	0x1	0 = off      1 = on

- 
- Notes:
1. The ColumnAddress, RowAddress, BankAddress, and ChipSelect fields select the bits of the absolute physical address that are to be used to define corresponding parameters. Each value follows on from the previous one, so the ChipSelect value starts at ColumnAddress + RowAddress + BankAddress and continues for ChipSelect bits.
  2. The PageSize field defines the size of the page, and the RegionSize field defines the size of the region of memory that each of the four page detectors should be assigned to (so that it is set to one quarter of the memory size).
-

## LocalMemControl

Name	Type	Offset	Format
LocalMemControl	Memory Control Command register	0x1028	Bitfield

Bits	Name	Read	Write	Reset	Description
0..2	CASLatency	✓	✓	0x3	0 = 0 clocks      1 = 1 clock 2 = 2 clocks      3 = 3 clocks 4 = 4 clocks      5 = 5 clocks 6 = 6 clocks      7 = 7 clocks
3	Interleave	✓	✓	0	0 = off 1 = on
4..21	Reserved	✓	✗	0	
22..31	Mode	✓	✓	0x030	Mode register value used to configure memory. Bit 22 corresponds to bit 0 of register, bit 31 corresponds to bit 9 of register.

- 
- Notes:
- Values are for delays from the current operation to the next. If the delay is set to zero the next operation can follow the current one in the next CLK cycle.  
This generally means that the value loaded into the register is the corresponding data sheet value minus one. For example, the data sheet may specify the block write cycle time to be 2 clocks, so the register value would be one because there has to be a one clock delay between block writes.
  - Bits 22 and 31 of LocalMemControl register correspond respectively to bits 0 and 9 of the mode register in the memory device.
- 

## LocalMemPowerDown

Name	Type	Offset	Format
LocalMemPowerDown	Memory Control Command register	0x1038	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	0	0 = Off      1 = On
1..16	Reserved	✓	✗	0	
17..31	Delay	✓	✓	0	Timeout in 32 clock units

- 
- Notes: Timeout between resetting memory to low power mode in 32 clock units.
-

## LocalMemRefresh

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
LocalMemRefresh	Memory Control Command register	0x1030	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	1	0 = Off   1 = On
1..7	RefreshDelay	✓	✓	0	
8..31	Reserved	✓	✗	0	Delay in 32 clock units

Notes: Delay between refresh cycles in 32 clock units.

## LocalMemTiming

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
LocalMemTiming	Memory Control Command register	0x1020	Bitfield

Bits	Name	Read	Write	Reset	Description
0..1	TurnOn	✓	✓	0x3	0 = 0 clocks   2 = 2 clocks 3 = 3 clock   1 = 1 clock
2..3	TurnOff	✓	✓	0x3	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clock
4..5	RegisterLoad	✓	✓	0x3	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clock
6..7	BlockWrite	✓	✓	0x3	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clock
8..10	ActivateToCommand	✓	✓	0x7	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clocks 4 = 4 clocks   5 = 5 clocks 6 = 6 clocks   7 = 7 clocks
11..13	PrechargeToActivate	✓	✓	0x7	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clocks 4 = 4 clocks   5 = 5 clocks 6 = 6 clocks   7 = 7 clocks
14..16	BlockWriteToPrecharge	✓	✓	0x7	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clocks 4 = 4 clocks   5 = 5 clocks 6 = 6 clocks   7 = 7 clocks
17..19	WriteToPrecharge	✓	✓	0x7	0 = 0 clocks   1 = 1 clock 2 = 2 clocks   3 = 3 clocks 4 = 4 clocks   5 = 5 clocks 6 = 6 clocks   7 = 7 clocks

20..23	ActivateTo Precharge	✓	✓	0xF	0 = 0 clocks 2 = 2 clocks 4 = 4 clocks 6 = 6 clocks 8 = 8 clocks 10 = 10 clocks 12 = 12 clocks 14 = 14 clocks	1 = 1 clock 3 = 3 clocks 5 = 5 clocks 7 = 7 clocks 9 = 9 clocks 11 = 11 clocks 13 = 13 clocks 15 = 15 clocks
24..27	RefreshCycle	✓	✓	0xF	0 = 0 clocks 2 = 2 clocks 4 = 4 clocks 6 = 6 clocks 8 = 8 clocks 10 = 10 clocks 12 = 12 clocks 14 = 14 clocks	1 = 1 clock 3 = 3 clocks 5 = 5 clocks 7 = 7 clocks 9 = 9 clocks 11 = 11 clocks 13 = 13 clocks 15 = 15 clocks
28..31	Reserved	✓	✗	0		

Notes: Values are for delays from the current operation to the next. If the delay is set to zero the next operation can follow the current one in the next clock cycle. This generally means that the value loaded into the register is the corresponding data sheet value minus one. For example, the data sheet may specify the block write cycle time to be 2 clocks, so the register value would be 1 because there has to be a one clock delay between block writes.

### MemBypassWriteMask

**Name** MemBypassWriteMask  
**Type** Memory Control Command register  
**Offset** 0x1008  
**Format** Integer

Bits	Name	Read	Write	Reset	Description
0..31	Mask	✓	✓	0xFFFF FFFF F	Per bit control: 0 = mask write, 1 = allow write

Notes: This register determines the bits that get written to memory by way of the bypass.

### MemCounter

**Name** MemCounter  
**Type** Memory Control Command register  
**Offset** 0x1000  
**Format** Integer

Bits	Name	Read	Write	Reset	Description
0..31	Count	✓	✗	0	

## MemScratch

Name	Type	Offset	Format
MemScratch	Memory Control <i>Command register</i>	0x1010	Integer

Bits	Name	Read	Write	Reset	Description
0..31		✓	✓		Scratch memory

---

Notes: Scratch memory

---

## RemoteMemControl

Name	Type	Offset	Format
RemoteMemControl	Memory Control <i>Command register</i>	0x1100	Integer

Bits	Name	Read	Write	Reset	Description
0	TxReadType	✓	✓	0	0 = PCI   1 = AGP
1..31	Reserved	✓	✗	0	

---

Notes:

---

### 4.5 Region 0 GP FIFO (0x2000-0x2FFF)

No 0x2000 series registers are listed.

### 4.6 Region 0 Video Control (0x3000-0x3FFF)

#### DisplayData

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
DisplayData	Video Control <i>Control register</i>	0x3068	Bitfield

Bits	Name	Read	Write	Reset	Description
0	DataIn	✓	✗	X	0 = Data line is low      1 = Data line is high
1	ClkIn	✓	✗	X	0 = Clock line is low      1 = Clock line is high
2	DataOut	✓	✓	1	0 = Drive data line low      1 = Tri-state data line
3	ClkOut	✓	✓	1	0 = Drive clock line low 1 = Tri-state clock line
4	LatchedData	✓	✗	0	0 = Data latched at 0      1 = Data latched at 1
5	DataValid	✓	✓	0	0 = DataIn not valid      1 = DataIn valid
6	Start	✓	✓	0	0 = Has not passed through start state 1 = Has passed through start state
7	Stop	✓	✓	0	0 = Has not passed through stop state 1 = Has passed through stop state
8	Wait	✓	✓	0	0 = Do not insert wait states 1 = Insert wait states
9	UseMonitorID	✓	✓	0	0 = Use DDC      1 = Use MonitorID
10..11	MonitorIDIn[1..0]	✓	✗	X	0 = Data line is low, clock line is low 1 = Data line is high, clock is high 2 = clock is high, data is low 3 = both high
12	Reserved	✓	✗	0	
13..14	MonitorIDOut [1..0]	✗	✓	0x3	0 = Drive data line low 1 = Tri-state data line
15..31	Reserved	✓	✗	0	

Notes: Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop

## FifoControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
FifoControl	Video Control <i>Control register</i>	0x3078	Bitfield

Bits	Name	Read	Write	Reset	Description
0..4	LowThreshold	✓	✓	0x10	Request data from memory with low priority when there are this many spaces in the fifo.
5..7	Reserved	✓	✗	0	
8..12	High Threshold	✓	✓	0x10	Request data from memory with high priority when there are this many spaces in the fifo.
13..15	Reserved	✓	✗	0	
16	Underflow	✓	✓	0	This bit is set by the by the behavioural code. It is cleared by writing a 1 to this bit. 0 = underflow has not occurred 1 = underflow has occurred
17..31	Reserved	✓	✗	0	

## HbEnd

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
HbEnd	Video Control <i>Control register</i>	0x3020	Integer

Bits	Name	Read	Write	Reset	Description
0..10	HbEnd	✓	✓	x	First 128 bit unit out of horizontal blank
11..31	Reserved	✓	✗	0	

## HgEnd

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
HgEnd	Video Control <i>Control register</i>	0x3018	Integer

Bits	Name	Read	Write	Reset	Description
1..10	HgEnd	✓	✓	X	Last 128 bit unit in gate period
11..31	Reserved	✓	✗	0	

---

Notes:

---

## HsEnd

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
HsEnd	Video Control <i>Control register</i>	0x3030	Integer

Bits	Name	Read	Write	Reset	Description
0..10	HsEnd	✓	✓	X	First 128 bit unit out of horizontal sync.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## HsStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
HsStart	Video Control <i>Control register</i>	0x3028	Integer

Bits	Name	Read	Write	Reset	Description
0..10	HsStart	✓	✓	X	First 128 bit unit in horizontal sync.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## HTotal

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
HTotal	Video Control <i>Control register</i>	0x3010	Integer

Bits	Name	Read	Write	Reset	Description
0..10	HTotal	✓	✓	X	Last 128 bit unit (including horizontal blank period) on screen
11..31	Reserved	✓	✗	0	

---

Notes:

---

## InterruptLine

**Name**  
InterruptLine

**Type**  
Video Control

**Offset**  
0x3060

**Format**  
Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..10	InterruptLine	✓	✓	X	Generate interrupt at start of this line
11..31	Reserved	✓	X	0	

Notes:

## MiscControl

**Name**  
MiscControl

**Type**  
Video Control

**Offset**  
0x3088

**Format**  
Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0..1	StripeMode	✓	✓	0	0 = off      1 = primary 2 = secondary      3 = reserved
2..3	Reserved	✓	X	0	
4..6	StripeSize	✓	✓	0	0 = 1 line      1 = 2 lines 2 = 4 lines      3 = 8 lines 4 = 16 lines
7	ByteDouble	✓	✓	0	

## ScreenBase

**Name**  
ScreenBase

**Type**  
Video Control

**Offset**  
0x3000

**Format**  
Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..20	ScreenBase	✓	✓	X	Base address of screen in 128 bit units.
21..31	Reserved	X	X	0	

Notes:

## ScreenBaseRight

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ScreenBaseRight	Video Control <i>Control register</i>	0x3080	Integer

Bits	Name	Read	Write	Reset	Description
0..20	ScreenBase Right	✓	✓	X	Base address of right screen in 128 bit units.
21..31	Reserved	✗	✗	0	

Notes: **ScreenBaseRight** updates may not take effect unless they are followed by a write to **ScreenBase**. This affects secondary chips in Striped mode only.

## ScreenStride

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
ScreenStride	Video Control <i>Control register</i>	0x3008	Integer

Bits	Name	Read	Write	Reset	Description
0..10	ScreenStride	✓	✓	X	Stride between scanlines in 128 bit units.
11..19	Reserved	✓	✓	X	Mask to 0
20..31	Reserved	✗	✗	0	

Notes:

## VbEnd

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VbEnd	Video Control <i>Control register</i>	0x3040	Integer

Bits	Name	Read	Write	Reset	Description
0..10	VbEnd	✓	✓	X	First scanline out of vertical blank
11..31	Reserved	✓	✗	0	

Notes:

## VerticalLineCount

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VerticalLineCount	Video Control <i>Control register</i>	0x3070	Integer

Bits	Name	Read	Write	Reset	Description
0..10	VerticalLineCount	✓	✗	X	Current vertical line.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VideoControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoControl	Video Control <i>Control register</i>	0x3058	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	0	0 = GP video disabled 1 = GP video enabled
1	BlankCtl	✓	✓	0	0 = Active High 1 = Active Low
2	LineDouble	✓	✓	0	0 = Off 1 = On
3..4	HSyncCtl	✓	✓	0	0 = Forced High 1 = Active High 2 = Forced Low 3 = Active Low
5..6	VSynCtl	✓	✓	0	0 = Forced High 1 = Active High 2 = Forced Low 3 = Active Low
7	BypassPending	✓	✗	0	Read only bit set when ScreenBase register is loaded. It is cleared when new value in ScreenBase has been used (i.e. during VBlank) 0 = ScreenBase register data from bypass used 1 = ScreenBase register data from bypass not used yet.
8	Reserved	✓	✗	0	
9..10	BufferSwap	✓	✓	0	0 = SyncOnFrameBlank 1 = FreeRunning. 2 = LimitToFrameRate 3 = Reserved
11	Stereo	✓	✓	0	0 = Disabled 1 = Enabled.
12	RightEyeCtl	✓	✓	0	0 = Active high 1 = Active low
13	RightFrame	✓	✗	0	0 = Displaying left frame 1 = Displaying right frame
14	VideoExtCtrl	✓	✓	0	0 = low, 1 = high. This bit drives the PADVideo ExternalControl pin directly for use in controlling external devices.
15	Reserved	✗	✗	0	Reserved
16..17	SyncMode	✓	✓	0	0 = Independent 1 = SyncToVSA 2 = SyncToVSB 3 = Reserved
18	PatchEnable	✓	✓	0	0 = Off 1 = On
19..20	PixelSize	✓	✓	0	0 = 8 bits 1 = 16 bits 2 = 32 bits 3 = Reserved
21	DisplayDisable	✓	✓	0	0 = Off 1 = On
22..27	PatchOffsetX	✓	✓	0	
28..31	PatchOffsetY	✓	✓	0	

Notes:

## VideoOverlayBase0

## VideoOverlayBase1

## VideoOverlayBase2

Name	Type	Offset	Format
VideoOverlayBase0	Video Overlay Control	0x3120	Bitfield
VideoOverlayBase1	Video Overlay Control	0x3128	Bitfield
VideoOverlayBase2	Video Overlay Control <i>Control register</i>	0x3130	Bitfield

Bits	Name	Read	Write	Reset	Description
0..25	Address	✓	✓	X	Pixel address.
26..29	Reserved	✓	✗	0	
30..31	MemoryType	✓	✓	X	0 = Framebuffer 2 = Reserved 1 = Localbuffer 3 = Reserved

---

Notes:

---

## VideoOverlayFieldOffset

Name	Type	Offset	Format
VideoOverlayFieldOffset	Video Overlay Control  <i>Control register</i>	0x3170	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	0	
4..27	Offset	✓	✓	X	Scale factor as 12.12 2's complement fixed point value.
28..31	Reserved	✓	✗	0	

---

Notes:

---

## VideoOverlayFIFOControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayFIFOControl	Video Overlay Control <i>Control register</i>	0x3110	Bitfield

Bits	Name	Read	Write	Reset	Description
0..15	Low	✓	✓	0	Low threshold
16..31	High	✓	✓	0xFF	High threshold

---

Notes:

---

## VideoOverlayHeight

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayHeight	Video Overlay Control <i>Control register</i>	0x3148	Integer

Bits	Name	Read	Write	Reset	Description
0..11	Height	✓	✓	X	Height of overlay buffer in lines.
12..31	Reserved	✓	✗	0	

---

Notes:

---

## VideoOverlayIndex

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayIndex	Video Overlay Control <i>Control register</i>	0x3118	Bitfield

Bits	Name	Read	Write	Reset	Description
0..1	Index	✓	✓	X	Base address register to use when BufferSync is Manual
2..30	Reserved	✓	✗	0	
31	Field	✓	✓	X	0 = Odd                      1 = Even

---

Notes:

---

## VideoOverlayMode

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayMode	Video Overlay Control <i>Control register</i>	0x3108	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	0	0 = Off 1 = On
1..3	BufferSync	✓	✓	0	0 = Manual 1 = VideoStreamA 2 = VideoStreamB 3..7 = Reserved
4	FieldPolarity	✓	✓	0	0 = Normal 1 = Invert
5..6	PixelSize	✓	✓	0	0 = 8 bits 1 = 16 bits 2 = 32 bits 3 = Reserved
7..9	ColorFormat	✓	✓	0	6..7 = Reserved
10..11	YUV	✓	✓	0	0 = RGB 1 = YUV422 2 = YUV444 3 = Reserved
12	ColorOrder	✓	✓	0	0 = BGR 1 = RGB
13	LinearColorExtension	✓	✓	0	0 = Off 1 = On
14..15	Filter	✓	✓	0	0 = Off 1 = Full 2 = Partial (X with zoom ) 3 = Reserved
16..17	DeInterlace	✓	✓	0	0 = Off 1 = Bob 2..3 = Reserved
18..19	PatchMode	✓	✓	0	0 = Off 1 = On 2..3 = Reserved
20..22	Flip	✓	✓	0	0 = Video 1 = VideoStreamA 2 = VideoStreamB 3..7 = Reserved
23	MirrorX	✓	✓	0	0 = Off 1 = On
24	MirrorY	✓	✓	0	0 = Off 1 = On
25..31	Reserved	✓	✗	0	

---

Notes:

---

The following table shows the bit positions of each component in each color format.

Color Format	Color Order	Name	Internal Color Channels		
			R	G	B
0	0	8:8:8:8	<u>8@0</u>	<u>8@8</u>	<u>8@16</u>
1	0	4:4:4:4	<u>4@0</u>	<u>4@4</u>	<u>4@8</u>
2	0	5:5:5:1	<u>5@0</u>	<u>5@5</u>	<u>5@10</u>
3	0	5:6:5	<u>5@0</u>	<u>6@5</u>	<u>5@11</u>

4	0	3:3:2	<u>3@0</u>	<u>3@3</u>	<u>2@6</u>
0	1	8:8:8:8	<u>8@16</u>	<u>8@8</u>	<u>8@0</u>
1	1	4:4:4:4	<u>4@8</u>	<u>4@4</u>	<u>4@0</u>
2	1	5:5:5:1	<u>5@10</u>	<u>5@5</u>	<u>5@0</u>
3	1	5:6:5	<u>5@11</u>	<u>6@5</u>	<u>5@0</u>
4	1	3:3:2	<u>3@5</u>	<u>3@2</u>	<u>2@0</u>
5	1	C18	<u>8@0</u>	<u>8@0</u>	<u>8@0</u>

In YUV422 or YUV444 mode the ColorFormat field is ignored. The following bit positions are used:

			Internal Color Channels		
YUV	Color Order	Name	Y	U	V
0	0	RGB	-	-	-
1	0	YUV444	<u>8@0</u>	<u>8@8</u>	<u>8@16</u>
2	0	YUV422	<u>8@0</u>	<u>8@8</u>	<u>8@8</u>
3	0	Reserved	-	-	-
0	1	RGB	-	-	-
1	1	YUV444	<u>8@16</u>	<u>8@8</u>	<u>8@0</u>
2	1	YUV422	<u>8@8</u>	<u>8@0</u>	<u>8@0</u>
3	1	Reserved	-	-	-

In YUV422 mode the U and V components share the same bits in alternate pixels; U is always in the lower 16 bits and V in the upper 16 bits.

### VideoOverlayOrigin

**Name** VideoOverlayOrigin      **Type** Video Overlay Control  
*Control register*      **Offset** 0x3150      **Format** Bitfield

Bits	Name	Read	Write	Reset	Description
0..11	XOrigin	✓	✓	X	X origin of data to display within source buffer.
12..15	Reserved	✓	✗	0	
16..27	YOrigin	✓	✓	X	Y origin of data to display within source buffer.
28..31	Reserved	✓	✗	0	

Notes:

## VideoOverlayShrinkXDelta

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayShrinkXDelta	Video Overlay Control <i>Control register</i>	0x3158	Bitfield

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	0	
4..27	Delta	✓	✓	X	Scale factor as 12.12 2's complement fixed point value.
28..31	Reserved	✓	✗	0	

Notes:

## VideoOverlayStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayStatus	Video Overlay Control <i>Control register</i>	0x3178	Bitfield

Bits	Name	Read	Write	Reset	Description
0	FIFOUnderflow	✓	✓	0	Set by overlay unit, cleared by writing 1.
1..3	Reserved	✗	✗	0	
4..28	Reserved	✓	✗	X	
29..31	Reserved	✓	✗	0	

Notes:

## VideoOverlayStride

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayStride	Video Overlay Control <i>Control register</i>	0x3138	Integer

Bits	Name	Read	Write	Reset	Description
0..11	Stride	✓	✓	X	Stride of overlay buffer in pixels.
12..31	Reserved	✓	✗	0	

Notes:

## VideoOverlayUpdate

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayUpdate	Video Overlay Control <i>Control register</i>	0x3100	Integer

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	0	Set to 1 to enable update, cleared following update.
1..31	Reserved	✓	✗	0	

---

Notes:

---

## VideoOverlayWidth

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayWidth	Video Overlay Control <i>Control register</i>	0x3140	Integer

Bits	Name	Read	Write	Reset	Description
0..11	Width	✓	✓	X	Width of overlay buffer in pixels.
12..31	Reserved	✓	✗	0	

---

Notes:

---

## VideoOverlayYDelta

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayYDelta	Video Overlay Control <i>Control register</i>	0x3168	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	0	
4..27	Delta	✓	✓	X	Scale factor as 12.12 2's complement fixed point value.
28..31	Reserved	✓	✗	0	

---

Notes:

---

## VideoOverlayZoomXDelta

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VideoOverlayZoomXDelta	Video Overlay Control <i>Control register</i>	0x3160	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	0	
4..16	Delta	✓	✓	X	Scale factor as 1.12 unsigned
17..31	Reserved	✓	✗	0	

---

Notes:

---

## VsEnd

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VsEnd	Video Control <i>Control register</i>	0x3050	Integer

Bits	Name	Read	Write	Reset	Description
10..0	VsEnd	✓	✓	X	First scanline out of vertical sync - 1
31..11	Reserved	✓	✗	0	

---

Notes:

---

## VsStart

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VsStart	Video Control <i>Control register</i>	0x3048	Integer

Bits	Name	Read	Write	Reset	Description
0..10	VsStart	✓	✓	X	First scanline in vertical sync – 1.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VTotal

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VTotal	Video Control <i>Control register</i>	0x3038	Integer

Bits	Name	Read	Write	Reset	Description
0..10	VTotal	✓	✓	X	Last scanline on screen, including vertical blank period.
11..31	Reserved	✓	X	0	

---

Notes:

---

## 4.7 Region 0 RAMDAC

Direct and Indirect RAMDAC registers are listed separately.

### 4.7.1 Direct RAMDAC Registers (0x4000-0x4FFF)

#### RDIndexControl

Name	Type	Offset	Format
RDIndexControl	RAMDAC Control <i>Control register</i>	0x4038	Integer

Bits	Name	Read	Write	Reset	Description
0	AutoIncrement	✓	✓	0	0 = Disabled   1 = Enabled
1..7	Reserved	✓	✗	0	

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

#### RDIndexedData

Name	Type	Offset	Format
RDIndexedData	RAMDAC Control <i>Control register</i>	0x4030	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Data	✓	✓	X	

Notes:

1. A read or write to this register will access the register pointed to by the RDIndex register. Following a read or write to this register, the index will be incremented if AutoIncrement is enabled in RDIndexControl.
2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

## RDIndexHigh

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDIndexHigh	RAMDAC Control <i>Control register</i>	0x4028	Integer

Bits	Name	Read	Write	Reset	Description
0..2	Index	✓	✓	X	
3..7	Reserved	✓	X	0	

- 
- Notes:
1. This register, with RDIndexLow, selects the register that will be accessed when the RDIndexedData register is written or read.
  2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary
- 

## RDIndexLow

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDIndexLow	RAMDAC Control <i>Control register</i>	0x4020	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Index	✓	✓	X	

- 
- Notes:
1. This register, with RDIndexHigh, selects the register that will be accessed when the RDIndexedData register is written or read.
  2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary
-

## 4.7.2 Indirect RAMDAC Registers (0x200-0xFFF)

### RDCheckControl

Name	Type	Offset	Format
RDCheckControl	RAMDAC Control <i>Control register</i>	0x018	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Pixel	✓	✓	0	Set to start checksum, cleared when complete. 0 = Disabled      1 = Enabled
1	LUT	✓	✓	0	Set to start checksum, cleared when complete. 0 = Disabled      1 = Enabled
2..7	Reserved	✓	✗	0	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

---

### RDCheckLUTBlue

Name	Type	Offset	Format
RDCheckLUTBlue	RAMDAC Control <i>Control register</i>	0x01E	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Checksum	✓	✗	X	Checksum for blue component after look-up table.

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

---

## RDCheckLUTGreen

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCheckLUTGreen	RAMDAC Control <i>Control register</i>	0x01D	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Checksum	✓	✗	X	Checksum for green component after look-up table.

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

---

## RDCheckLUTRed

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCheckLUTRed	RAMDAC Control <i>Control register</i>	0x01C	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Checksum	✓	✗	X	Checksum for red component after look-up table.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDCheckPixelBlue

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCheckPixelBlue	RAMDAC Control <i>Control register</i>	0x01B	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Checksum	✓	✗	X	Checksum for blue component after pixel processing.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDCheckPixelGreen

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCheckPixelGreen	RAMDAC Control <i>Control register</i>	0x01A	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Checksum	✓	✗	X	Checksum for green component after pixel processing.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDCheckPixelRed

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCheckPixelRed	RAMDAC Control <i>Control register</i>	0x019	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Checksum	✓	✗	X	Checksum for red component after pixel processing.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDColorFormat

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDColorFormat	RAMDAC Control <i>Control register</i>	0x004	Bitfield

Bits	Name	Read	Write	Reset	Description
0..4	ColorFormat	✓	✓	X	See table below
5	RGB	✓	✓	X	Color ordering, see table below.
6	LinearColorExtension	✓	✓	X	0 = Disabled - pad low order bits of components less than 8 bits with zeros. 1 = Enabled - linearly extend low order bits of components less than 8 bits.
7	Reserved	✓	✗	0	

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.  
2. The table below shows the bit positions for each color format specified. The color format is defined in the form number of bits @ bit position, where the bit position defines the first bit of the component with successive bits at increasing bit positions.

ColorFormat	RGB	Name	Internal Color Channels			
			R	G	B	O
0	0	8:8:8:8	8@0	8@8	8@16	8@24
1	0	5:5:5:1Front	5@0	5@5	5@10	1@15
2	0	4:4:4:4	4@0	4@4	4@8	4@12
3	0	Reserved	8@0	8@8	8@16	8@24
4	0	Reserved	8@0	8@8	8@16	8@24
5	0	3:3:2Front	3@0	3@3	2@6	0
6	0	3:3:2Back	3@8	3@11	2@14	0
7	0	Reserved	8@0	8@8	8@16	8@24
8	0	Reserved	8@0	8@8	8@16	8@24
9	0	2:3:2:1Front	2@0	3@2	2@5	1@7
10	0	2:3:2:1Back	2@8	3@10	2@13	1@15
11	0	2:3:2FrontOff	2@0	3@2	2@5	0
12	0	2:3:2BackOff	2@8	3@10	2@13	0
13	0	5:5:5:1Back	5@16	5@21	5@26	1@31
14	0	CI8	-	-	-	-
15	0	Reserved	8@0	8@8	8@16	8@24
16	0	5:6:5Front	5@0	6@5	5@11	0
17	0	5:6:5Back	5@16	6@21	5@27	0
18	0	Reserved	8@0	8@8	8@16	8@24
19..31	0	Reserved	8@0	8@8	8@16	8@24
0	1	8:8:8:8	8@16	8@8	8@0	8@24
1	1	5:5:5:1Front	5@10	5@5	5@0	1@15
2	1	4:4:4:4	4@8	4@4	4@0	4@12
3	1	Reserved	8@16	8@8	8@0	8@24
4	1	Reserved	8@16	8@8	8@0	8@24
5	1	3:3:2Front	3@5	3@2	2@0	0
6	1	3:3:2Back	3@13	3@10	2@8	0
7	1	Reserved	8@16	8@8	8@0	8@24
8	1	Reserved	8@16	8@8	8@0	8@24
9	1	2:3:2:1Front	2@5	3@2	2@0	1@7
10	1	2:3:2:1Back	2@13	3@10	2@8	1@15
11	1	2:3:2FrontOff	2@5	3@2	2@0	0
12	1	2:3:2BackOff	2@13	3@10	2@8	0
13	1	5:5:5:1Back	5@26	5@21	5@16	1@31
14	1	CI8	-	-	-	-
15	1	Reserved	8@16	8@8	8@0	8@24
16	1	5:6:5Front	5@11	6@5	5@0	0
17	1	5:6:5Back	5@27	6@21	5@16	0
19..31	1	Reserved	8@16	8@8	8@0	8@24

## RDCursorControl

**Name**  
RDCursorControl

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x006

**Format**  
Bitfield

Bits	Name	Read	Write	Reset	Description
0	DoubleX	✓	✓	0	0 = Disabled. 1 = Enabled.
1	DoubleY	✓	✓	0	0 = Disabled. 1 = Enabled.
2	ReadbackPosition	✓	✓	0	0 = Disabled - readback last value written. 1 = Enabled - readback position in use.
3..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDCursorHotSpotX

**Name**  
RDCursorHotSpotX

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x00B

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..5	X	✓	✓	X	X position of hot spot in cursor.
6..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDCursorHotSpotY

**Name**  
RDCursorHotSpotY

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x00C

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..5	Y	✓	✓	X	Y position of hot spot in cursor.
6..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDCursorMode

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCursorMode	RAMDAC Control <i>Control register</i>	0x005	Bitfield

Bits	Name	Read	Write	Reset	Description
0	CursorEnable	✓	✓	0	0 = Disabled. 1 = Enabled.
1..3	Format	✓	✓	0	0 = 64x64 (2 bits per entry, partitions 0, 1, 2, and 3). 1 = 32x32 (2 bits per entry, partition 0). 2 = 32x32 (2 bits per entry, partition 1). 3 = 32x32 (2 bits per entry, partition 2). 4 = 32x32 (2 bits per entry, partition 3). 5 = 32x32 (4 bits per entry, partitions 0 and 1). 6 = 32x32 (4 bits per entry, partitions 2 and 3).
4..5	Type	✓	✓	0	0 = Microsoft Windows. 1 = X Windows 2 = 3 Color 3 = 15 color
6	ReversePixelOrder	✓	✓	0	0 = Disabled (incrementing pixel index goes left to right on screen). 1 = Enabled (incrementing pixel index goes right to left on screen).
7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the *RDIndexedData* register

## RDCursorPalette[0...44]

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCursorPalette[0...44]	RAMDAC Control <i>Control register</i>	0x303 to 0x32F	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Color	✓	✓	X	Stores the red, green, and blue color components for 15 cursor colors. These index from 1 to 15.

Notes: These registers are accessed indirectly by first loading the indexes into the RDIndexLow and RDIndexHigh registers, and then reading or writing the *RDIndexedData* register.

### RDCursorPattern[0...1023]

**Name**  
RDCursorPattern[0...1023]

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x400 to 0x7FF

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..7	Pattern	✓	✓	X	Bitmap for the cursor

Notes: These registers are accessed indirectly by first loading the indexes into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

### RDCursorXHigh

**Name**  
RDCursorXHigh

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x008

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..3	XHigh	✓	✓	X	The high order bits of the cursor X position.
4..7	Reserved	✓	✗	0	

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.  
2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

### RDCursorXLow

**Name**  
RDCursorXLow

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x007

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..7	XLow	✓	✓	X	The low order bits of the cursor X position.

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.  
2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register

## RDCursorYHigh

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCursorYHigh	RAMDAC Control <i>Control register</i>	0x00A	Integer

Bits	Name	Read	Write	Reset	Description
0..3	YHigh	✓	✓	X	The high order bits of the cursor Y position.
4..7	Reserved	✓	✗	0	

- 
- Notes:
1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
  2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.
- 

## RDCursorYLow

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDCursorYLow	RAMDAC Control <i>Control register</i>	0x009	Integer

Bits	Name	Read	Write	Reset	Description
0..7	YLow	✓	✓	X	The low order bits of the cursor Y position.

- 
- Notes:
1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
  2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.
- 

## RDDACControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDACControl	RAMDAC Control <i>Control register</i>	0x002	Bitfield

Bits	Name	Read	Write	Reset	Description
0..2	DACPowerCtl	✓	✓	0	0 = Normal operation.      1 = LowPower
3	Reserved	✓	✓	0	[SyncOnGreen]

4	BlankRedDAC	✓	✓	0	0 = Disabled. 1 = Enabled.
5	BlankGreen DAC	✓	✓	0	0 = Disabled. 1 = Enabled.
6	BlankBlueDAC	✓	✓	0	0 = Disabled. 1 = Enabled.
7	BlankPedestal	✓	✓	0	0 = Disabled. 1 = Enabled.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDDClk0FeedbackScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClk0FeedbackScale	RAMDAC Control <i>Control register</i>	0x202	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	0x7	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDDClk0PostScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClk0PostScale	RAMDAC Control <i>Control register</i>	0x203	Integer

Bits	Name	Read	Write	Reset	Description
0..2	Scale	✓	✓	0	0 = Divide by 1. 1 = Divide by 2. 2 = Divide by 4. 3 = Divide by 8. 4 = Divide by 16 5..7 = Reserved
3..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

## RDDClk1PostScale RDDClkPostScale

Name	Type	Offset	Format
RDDClk1PostScale	RAMDAC Control	0x206	Integer
RDKClkPostScale	RAMDAC Control <i>Control register</i>	0x210	Integer

Bits	Name	Read	Write	Reset	Description
0..2	Scale	✓	✓	X	0 = Divide by 1.      1 = Divide by 2. 2 = Divide by 4.      3 = Divide by 8. 4 = Divide by 16.     5..7 = Reserved
3..7	Reserved	✓	✗	0	

---

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

---

## RDDClk2PostScale RDDClk3PostScale

Name	Type	Offset	Format
RDDClk2PostScale	RAMDAC Control	0x209	Integer
RDDClk3PostScale	RAMDAC Control <i>Control register</i>	0x20C	Integer

Bits	Name	Read	Write	Reset	Description
0..2	Scale	✓	✓	X	0 = Divide by 1.      1 = Divide by 2. 2 = Divide by 4.      3 = Divide by 8. 4 = Divide by 16.     5..7 = Reserved
3..7	Reserved	✓	✗	0	

---

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

---

## RDDClk0PreScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClk0PreScale	RAMDAC Control <i>Control register</i>	0x201	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	0x4	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

## RDDClk1FeedbackScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClk1FeedbackScale	RAMDAC Control <i>Control register</i>	0x24F	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	0x4F	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

## RDDClk1PreScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClk1PreScale	RAMDAC Control <i>Control register</i>	0x28	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	0x28	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

## RDDClk2FeedbackScale

## RDDClk3FeedbackScale

Name	Type	Offset	Format
RDDClk2FeedbackScale	RAMDAC Control	0x208	Integer
RDDClk3FeedbackScale	RAMDAC Control	0x20B	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	X	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

---

## RDDClk2PreScale

## RDDClk3PreScale

Name	Type	Offset	Format
RDDClk2PreScale	RAMDAC Control	0x207	Integer
RDDClk3PreScale	RAMDAC Control	0x20A	Integer

*Control register*

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	X	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

---

## RDDClkControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClkControl	RAMDAC Control <i>Control register</i>	0x200	bitfield

Bits	Name	Read	Write	Reset	Description
0	Clock	✓	✓	1	0 = Disable      1 = Enable
1	Lock	✓	✗	X	0 = Not locked.      1 = Locked.
2..3	State	✓	✓	0x2	0 = Drive Low      1 = Drive High 2 = Run      3 = Reserved
4..5	Source	✓	✓	0	0 = PLL      1 = VideoStreamA 2 = VideoStreamB      3 = External
6..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDDClkSetup1 RDKClkSetup1

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDDClkSetup1	RAMDAC Control	0x1F0	Integer
RDKClkSetup1	RAMDAC Control <i>Control register</i>	0x1F2	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Setup	✓	✓	0x1C	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDDClkSetup2

## RDKClkSetup2

Name	Type	Offset	Format
RDDClkSetup2	RAMDAC Control	0x1F1	Integer
RDKClkSetup2	RAMDAC Control <i>Control register</i>	0x1F3	Integer

Bits	Name	Read	Write	Reset	Description
0	Setup	✓	✓	1	
1..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDKClkControl

Name	Type	Offset	Format
RDKclkControl	RAMDAC Control <i>Control register</i>	0x20D	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Clock	✓	✓	1	0 = Disable      1 = Enable
1	Lock	✓	✗	0	0 = NotLocked    1 = Locked
2..3	State	✓	✓	0x2	0 = Drive Low    1 = Drive High 2 = Run            3 = Low Power
4..6	Source	✓	✓	0	0 = PClk            1 = PClk/2 2 = PLL             3..7 = Reserved
7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDKClkFeedbackScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDKClkFeedbackScale	RAMDAC Control <i>Control register</i>	0x20F	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	0x20	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

---

## RDKClkPreScale

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDKClkPreScale	RAMDAC Control <i>Control register</i>	0x20E	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Value	✓	✓	0x10	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

---

## RDMClkControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDMClkControl	RAMDAC Control Command register	0x211	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Clock	✓	✓	1	0 = Disable      1 = Enable
1	Reserved	✓	✗	0	
2..3	State	✓	✓	0x2	0 = Drive Low      1 = Drive High 2 = Run              3 = Low Power
4..6	Source	✓	✓	0x2	0 = PClk            1 = PClk/2 2 = Reserved      3 = ExternalMClk/2 4 = ExternalMClk   5 = KClk PLL/2 6 = KClk PLL      7 = Reserved
7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the **RDIndexLow** and **RDIndexHigh** registers, and then reading or writing the **RDIndexedData** register. When sourcing from KClk (Source=5 or Source=6) note that the KClk value is always set to the PLL, not to the value determined by the **KclkControl** register.

## RDMiscControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDMiscControl	RAMDAC Control Command register	0x000	Bitfield

Bits	Name	Read	Write	Reset	Description
0	HighColor Resolution	✓	✓	0	Controls the width of the palette data. 0 = Disabled - use 6 bits per entry. 1 = Enabled - use 8 bits per entry.
1	PixelDouble	✓	✓	0	0 = Disabled. 1 = Enabled.
2	LastRead Address	✓	✓	0	Controls data returned by read from RDPaletteReadAddress register. 0 = Disabled - return palette access state. 1 = Enabled - return last palette read address.
3	DirectColor	✓	✓	0	0 = Disabled. 1 = Enabled.
4	Overlay	✓	✓	0	0 = Disabled. 1 = Enabled.
5	PixelDouble Buffer	✓	✓	0	0 = Disabled. 1 = Enabled.
6	VSBOOutput	✓	✓	0	Video Stream Port B Output 0 = Disabled 1 = Enabled
7	StereoDouble Buffer	✓	✓	0	Controls per-pixel double buffering in 5551 color format. 0 = Disabled. 1 = Enabled.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDOOverlayKey

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDOOverlayKey	RAMDAC Control <i>Control register</i>	0x00D	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Key	✓	✓	X	Indicates the overlay bit pattern that should be treated as transparent.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDPaletteData

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDPaletteData	RAMDAC Control <i>Control register</i>	0x4008	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Data	✓	✓	X	

- Notes:
1. If the color resolution is 6 bits, bits 6 and 7 are returned as zero for reads and ignored for writes. In this mode, bits 0 to 5 are read from, or written to, bits 2 to 7 of the palette. A read auto-increments RDPaletteReadAddress and RDPaletteWriteAddress, whereas a write autoincrements the RDPallettWriteAddress only.
  2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

## RDPaletteReadAddress

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDPaletteReadAddress	RAMDAC Control <i>Control register</i>	0x4018	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Address	✓	✓	X	

- Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

## RDPaletteWriteAddress

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDPaletteWriteAddress	RAMDAC Control <i>Control register</i>	0x4000	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Address	✓	✓	0	

- Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

## RDPan

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDPan	RAMDAC Control <i>Control register</i>	0x00E	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	X	Delay data by 32 bits.
1	Gate	✓	✓	X	Discard first 64 bits on line.
7..2	Reserved	✓	✗	X	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

---

## RDPixelMask

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDPixelMask	RAMDAC Control <i>Control register</i>	0x4010	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Mask	✓	✓	X	

---

Notes:

1. The contents of this register is ANDed with the index into the color palette. The same mask is applied separately to red, green, and blue components.
2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

---

## RDPixelSize

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDPixelSize	RAMDAC Control <i>Control register</i>	0x003	Integer

Bits	Name	Read	Write	Reset	Description
0..2	Pixel Size	✓	✓	X	0 = 8 bits.      1 = 16 bits. 2 = 32 bits.     3 = Reserved 4 = 24 bits.     5..7 = Reserved
3..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDSClkControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDSClkControl	RAMDAC Control <i>Control register</i>	0x215	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Clock	✓	✓	1	0 = Disable      1 = Enable
1	Reserved	✓	✗	0	
2..3	State	✓	✓	0x2	0 = Drive Low    1 = Drive High 2 = Run           3 = Low Power
4..6	Source	✓	✓	0x0	0 = PClk          1 = PClk/2 2 = Reserved     3 = ExternalSClk/2 4 = ExternalSClk 5 = KClk/2 6 = KClk          7 = Reserved
7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDSscratch

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDSscratch	RAMDAC Control <i>Control register</i>	0x001F	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Scratch	✓	✓	X	User definable register for storing state.

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

---

## RDSense

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDSense	RAMDAC Control <i>Control register</i>	0x00F	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Red	✓	✗	X	
1	Green	✓	✗	X	
2	Blue	✓	✗	X	
3..7	Reserved	✓	✗	0	

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

---

## RDSyncControl

**Name**  
RDSyncControl

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x001

**Format**  
Bitfield

Bits	Name	Read	Write	Reset	Description
0..2	HSyncCtl	✓	✓	0	0 = Active low at pin. 1 = Active high at pin. 2 = Tri-state at pin. 3 = Force active 5..7 = Reserved
3..5	VSyncCtl	✓	✓	0	0 = Active low at pin. 1 = Active high at pin. 2 = Tri-state at pin. 3 = Force active. 4 = Force inactive. 5..7 = Reserved
6	HSyncOverride	✓	✓	0	0 = As set by HsyncCtl 1 = Force high
7	VSyncOverride	✓	✓	0	0 = As set by VsyncCtl 1 = Force high

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

Decimal values for MSBs used
0 = 0%
64 = 25%
128 = 50%
192 = 75%

## RDVideoOverlayBlend

**Name**  
RDVideoOverlayBlend

**Type**  
RAMDAC  
Control  
*Control register*

**Offset**  
0x002C

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..5	Reserved	✓	✗	0	
6..7	Factor	✓	✓	X	Proportion to blend main image and overlay, enabled by BlendSrc field of RDVideoOverlay Control Field register. 0 = 0% 0x1 = 25% 0x2 = 59% 0x3 = 75%

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayControl	RAMDAC Control <i>Control register</i>	0x020	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓	0	0 = Disabled. 1 = Enabled.
1..2	Mode	✓	✓	X	0 = MainKey 1 = OverlayKey 2 = Always 3 = Blend
3	DirectColor	✓	✓	X	0 = Disabled. 1 = Enabled.
4	BlendSrc	✓	✓	X	0 = Main. 1 = Register.
5	Key	✓	✓	X	0 = Color. 1 = Alpha.
6..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayKeyB

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayKeyB	RAMDAC Control <i>Control register</i>	0x02B	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Blue	✓	✓	X	The blue component for color key checking

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDVideoOverlayKeyG

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayKeyG	RAMDAC Control <i>Control register</i>	0x02A	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Green	✓	✓	X	The green component for color key checking

---

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

---

## RDVideoOverlayKeyR

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayKeyR	RAMDAC Control <i>Control register</i>	0x029	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Red	✓	✓	X	The red component for color key checking is also used to hold the alpha value during alpha test.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDVideoOverlayXEndHigh

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayXEndHigh	RAMDAC Control <i>Control register</i>	0x026	Integer

Bits	Name	Read	Write	Reset	Description
0..3	XEndHigh	✓	✓	X	High order bits of right hand edge of video overlay.
4..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayXEndLow

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayXEndLow	RAMDAC Control <i>Control register</i>	0x025	Integer

Bits	Name	Read	Write	Reset	Description
0..7	XEndLow	✓	✓	X	Low order bits of right hand edge of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDVideoOverlayXStart High

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayXStart High	RAMDAC Control <i>Control register</i>	0x022	Integer

Bits	Name	Read	Write	Reset	Description
0..3	XStartHigh	✓	✓	X	High order bits of left hand edge of video overlay.
4..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayXStartLow

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayXStartLow	RAMDAC Control <i>Control register</i>	0x021	Integer

Bits	Name	Read	Write	Reset	Description
0..7	XStartLow	✓	✓	X	Low order bits of left hand edge of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayYEndHigh

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayYEndHigh	RAMDAC Control <i>Control register</i>	0x028	Integer

Bits	Name	Read	Write	Reset	Description
0..3	YEndHigh	✓	✓	X	High order bits of last line of video overlay.
4..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayYEndLow

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayYEndLow	RAMDAC Control <i>Control register</i>	0x027	Integer

Bits	Name	Read	Write	Reset	Description
0..7	YEndLow	✓	✓	X	Low order bits of last line of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayYStartHigh

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayYStartHigh	RAMDAC Control <i>Control register</i>	0x024	Integer

Bits	Name	Read	Write	Reset	Description
0..3	YStartHigh	✓	✓	X	High order bits of first line of video overlay.
4..7	Reserved	✓	✗	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayYStartLow

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
RDVideoOverlayYStartLow	RAMDAC Control <i>Control register</i>	0x023	Integer

Bits	Name	Read	Write	Reset	Description
0..7	YStartLow	✓	✓	X	Low order bits of first line of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## 4.8 Region 0 Video Stream Processing (0x5000-0x5FFF)

### VSAControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSAControl	Video stream Control <i>Control register</i>	0x5900	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Video	✓	✓	0	0 = Disable 1 = Enable
1	VBI	✓	✓	0	0 = Disable 1 = Enable
2	BufferCtl	✓	✓	0	0 = Double buffered 1 = Triple buffered
3..4	ScaleX	✓	✓	0	0 = 1:1 2 = 4:1 3 = 8:1
5..6	ScaleY	✓	✓	0	0 = 1:1 2 = 4:1 3 = 8:1
7	MirrorX	✓	✓	0	0 = Disable 1 = Enable
8	MirrorY	✓	✓	0	0 = Disable 1 = Enable
9..10	Discard	✓	✓	0	0 = None 2 = FieldTwo 3 = Reserved
11	CombineFields	✓	✓	0	0 = Disable 1 = Enable
12	LockTo StreamB	✓	✓	0	0 = Disable 1 = Enable
13	Patch	✓	✓	0	0 = Disable 1 = Enable
14..19	PatchOffsetX	✓	✓	0	
20..23	PatchOffsetY	✓	✓	0	
24..25	PixelSize	✓	✓	0	0 = 1 byte 2 = 4 bytes 3 = Reserved
26	LockToVideoO verlay	✓	✓	0	0 = Disable 1 = Enable
27	LockToVideo	✓	✓	0	0 = Disable 1 = Enable
28..31	Reserved	✓	✗	0	

---

Notes:

---

## VSACurrentLine

Name	Type	Offset	Format
VSACurrentLine	Video stream Control	0x5910	Integer
VSBCurrentLine	Video stream Control <i>Control register</i>	0x5A10	Integer

Bits	Name	Read	Write	Reset	Description
0..10	Line	✓	✗	X	Current line number, reference to start of VRef.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSADroppedFrames

Name	Type	Offset	Format
VSADroppedFrames	Video stream Control <i>Control register</i>	0x59D8	Integer

Bits	Name	Read	Write	Reset	Description
0..7	Count	✓	✓ (to reset)	0	Count of dropped frames
8..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAFifoControl

Name	Type	Offset	Format
VSAFifoControl	Video stream Control	0x59B8	Bitfield
VSBFifoControl	Video stream Control <i>Control register</i>	0x5AB8	Bitfield

Bits	Name	Read	Write	Reset	Description
0..7	LP Threshold	✓	✓	0x8	Low Priority Threshold
8..15	HP Threshold	✓	✓	0x8	High Priority Threshold
16..31	Reserved	✓	✗	0	

## VSAInterruptLine

Name	Type	Offset	Format
VSAInterruptLine	Video stream Control	0x5908	Integer
VSBInterruptLine	Video stream Control <i>Control register</i>	0x5A08	Integer

Bits	Name	Read	Write	Reset	Description
0..10	Line	✓	✓	X	Line number to generate interrupt.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSATimeStamp0

Name	Type	Offset	Format
VSATimeStamp0	Video stream Control <i>Control register</i>	0x59C0	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Time	✓	✗	0	Capture time of buffer 0

---

Notes:

---

## VSATimeStamp1

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSATimeStamp1	Video stream Control <i>Control register</i>	0x59C8	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Time	✓	✗	0	Capture time of buffer 1

---

Notes:

---

## VSATimeStamp2

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSATimeStamp2	Video stream Control <i>Control register</i>	0x59D0	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Time	✓	✗	0	Capture time of buffer 2

---

Notes:

---

## VSAVBIAAddress0

Name	Type	Offset	Format
VSAVBIAAddress0	Video stream Control	0x5978	Integer
VSAVideoAddress0	Video stream Control	0x5928	Integer
VSBVBIAAddress0	Video stream Control	0x5A78	Integer
VSBVideoAddress0	Video stream Control <i>Control register</i>	0x5A28	Integer

Bits	Name	Read	Write	Reset	Description
0..20	Base	✓	✓	X	Base address (128 bit aligned)
21..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIAAddress1

Name	Type	Offset	Format
VSAVBIAAddress1	Video stream Control	0x5980	Integer
VSAVideoAddress1	Video stream Control	0x5930	Integer
VSBVBIAAddress1	Video stream Control	0x5A80	Integer
VSBVideoAddress1	Video stream Control <i>Control register</i>	0x5A30	Integer

Bits	Name	Read	Write	Reset	Description
0..20	Base	✓	✓	X	Base address (128 bit aligned)
21..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIAAddress2

Name	Type	Offset	Format
VSAVBIAAddress2	Video stream Control	0x5988	Integer
VSAVideoAddress2	Video stream Control	0x5938	Integer
VSBVBIAAddress2	Video stream Control	0x5A88	Integer
VSBVideoAddress2	Video stream Control <i>Control register</i>	0x5A38	Integer

Bits	Name	Read	Write	Reset	Description
0..20	Base	✓	✓	X	Base address (64 bit aligned)
21..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIAAddressHost

Name	Type	Offset	Format
VSAVBIAAddressHost	Video stream Control	0x5968	Integer
VSBVBIAAddressHost	Video stream Control <i>Control register</i>	0x5A68	Integer

Bits	Name	Read	Write	Reset	Description
0..1	Base	✓	✓	X	Base address register index
2..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIAddressIndex

Name	Type	Offset	Format
VSAVBIAddressIndex	Video stream Control	0x5970	Integer
VSAVideoAddressIndex	Video stream Control <i>Control register</i>	0x5920	Integer

Bits	Name	Read	Write	Reset	Description
0..1	Base	✓	✗	0	Base address register index
2..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIEndData

Name	Type	Offset	Format
VSAVBIEndData	Video stream Control	0x59B0	Integer
VSBVBIEndData	Video stream Control <i>Control register</i>	0x5AB0	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Clock	✓	✓	X	First clock after VBI data
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIEndLine

Name	Type	Offset	Format
VSAVBIEndLine	Video stream Control	0x59A0	Integer
VSBVBIEndLine	Video stream Control <i>Control register</i>	0x5AA0	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Line	✓	✓	X	First scanline after VBI data
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBISartData

Name	Type	Offset	Format
VSAVBISartData	Video stream Control	0x59A8	Integer
VSBVBISartData	Video stream Control <i>Control register</i>	0x5AA8	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Data	✓	✓	X	First valid data in VBI line.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBISStartLine

Name	Type	Offset	Format
VSAVBISStartLine	Video stream Control	0x5998	Integer
VSBVBISStartLine	Video stream Control <i>Control register</i>	0x5A98	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Line	✓	✓	X	First scanline of VBI data
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIStride

Name	Type	Offset	Format
VSAVBIStride	Video stream Control	0x5990	Integer
VSAVideoStride	Video stream Control	0x5940	Integer
VSBVBIStride	Video stream Control	0x5A90	Integer
VSBVideoStride	Video stream Control <i>Control register</i>	0x5A40	Integer

0..20	Stride	✓	✓	X	Stride between scanlines (in 128 bit units).
21..31	Reserved	✓	✗	0	

---

Notes:

---

**VSAVideoAddress2**      **see VSAVBIAddress2**

**VSAVideoAddress1**      **see VSAVBIAddress1**

**VSAVideoAddress0**      **see VSAVBIAddress0**

## VSAVBIAAddress0

Name	Type	Offset	Format
VSAVBIAAddress0	Video stream Control	0x5978	Integer
VSAVideoAddress0	Video stream Control	0x5928	Integer
VSBVBIAAddress0	Video stream Control	0x5A78	Integer
VSBVideoAddress0	Video stream Control <i>Control register</i>	0x5A28	Integer

Bits	Name	Read	Write	Reset	Description
0..20	Base	✓	✓	X	Base address (128 bit aligned)
21..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIAAddress1

Name	Type	Offset	Format
VSAVBIAAddress1	Video stream Control	0x5980	Integer
VSAVideoAddress1	Video stream Control	0x5930	Integer
VSBVBIAAddress1	Video stream Control	0x5A80	Integer
VSBVideoAddress1	Video stream Control <i>Control register</i>	0x5A30	Integer

Bits	Name	Read	Write	Reset	Description
0..20	Base	✓	✓	X	Base address (128 bit aligned)
21..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVBIAAddress2

Name	Type	Offset	Format
VSAVBIAAddress2	Video stream Control	0x5988	Integer
VSAVideoAddress2	Video stream Control	0x5938	Integer
VSBVBIAAddress2	Video stream Control	0x5A88	Integer
VSBVideoAddress2	Video stream Control <i>Control register</i>	0x5A38	Integer

Bits	Name	Read	Write	Reset	Description
0..20	Base	✓	✓	X	Base address (64 bit aligned)
21..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVideoAddressHost

Name	Type	Offset	Format
VSAVideoAddressHost	Video stream Control	0x5918	Integer
VSBVideoAddressHost	Video stream Control <i>Control register</i>	0x5A18	Integer

Bits	Name	Read	Write	Reset	Description
0..1	Host base	✓	✓	X	Host base address register index
2..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVideoAddressIndex see VSAVBIAAddressIndex

## VSAVideoEndData

Name	Type	Offset	Format
VSAVideoEndData	Video stream Control	0x5960	Integer
VSBVideoEndData	Video stream Control <i>Control register</i>	0x5A60	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Clock	✓	✓	X	First clock after active video
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVideoEndLine

Name	Type	Offset	Format
VSAVideoEndLine	Video stream Control	0x5950	Integer
VSBVideoEndLine	Video stream Control <i>Control register</i>	0x5A50	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Line	✓	✓	X	First scanline after Video data
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVideoStartData

Name	Type	Offset	Format
VSAVideoStartData	Video stream Control	0x5958	Integer
VSBVideoStartData	Video stream Control <i>Control register</i>	0x5A58	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Data	✓	✓	X	First valid data in video line.
11..31	Reserved	✓	✗	0	

---

Notes:

---

## VSAVideoStartLine

Name	Type	Offset	Format
VSAVideoStartLine	Video stream Control	0x5948	Integer
VSBVideoStartLine	Video stream Control <i>Control register</i>	0x5A48	Integer

Bits	Name	Read	Write	Reset	Description
0..10	First Line	✓	✓	X	First scanline of video data
11..31	Reserved	✓	✗	0	

---

Notes:

---

**VSAVideoStride**                      **see VSAVBIAddress0**

## VSBControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSBControl	Video stream Control <i>Control register</i>	0x5A00	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Video	✓	✓	0	0 = Disable 1 = Enable
1	VBI	✓	✓	0	0 = Disable 1 = Enable
2	BufferCtl	✓	✓	0	0 = Double buffered 1 = Triple buffered
3	CombineFields	✓	✓	0	0 = Disable 1 = Enable
8..4	ColorFormat	✓	✓	0	
9..10	PixelSize	✓	✓	0	0 = 1 byte 2 = 4 bytes 3 = Reserved
11	RGB Order	✓	✓	0	0 = BGR 1 = RGB
12	GammaCorrect	✓	✓	0	0 = Disable 1 = Enable
13	LockTo StreamA	✓	✓	0	0 = Disable 1 = Enable
14	RAMDAC	✓	✓	0	0 = Disable 1 = Enable
15	Patch	✓	✓	0	0 = Disable 1 = Enable
16..21	PatchOffsetX	✓	✓	0	
22..25	PatchOffsetY	✓	✓	0	
26	LockToOverlay	✓	✓	0	0 = Disable 1 = Enable
27	LockToVideo	✓	✓	0	0 = Disable 1 = Enable
28..31	Reserved	✓	✗	0	

Notes:

<b>VSBCurrentLine</b>	<b>see VSACurrentLine</b>
<b>VSBFifoControl</b>	<b>see VSAFIFOControl</b>
<b>VSBIInterruptLine</b>	<b>see VSAInterruptLine</b>
<b>VSBVBIAddress0</b>	<b>see VSAVBIAddress0</b>
<b>VSBVBIAddress1</b>	<b>see VSAVBIAddress1</b>
<b>VSBVBIAddress2</b>	<b>see VSAVBIAddress2</b>
<b>VSBVBIAddressHost</b>	<b>see VSAVBIAddressHost</b>

## VSBBVBIAddressIndex

Name	Type	Offset	Format
VSBBVBIAddressIndex	Video stream Control	0x5A70	Integer
VSBBVideoAddressIndex	Video stream Control <i>Control register</i>	0x5A20	Integer

Bits	Name	Read	Write	Reset	Description
0..1	Base	✓	✗	0x2	Base address register index
2..31	Reserved	✓	✗	0x2	

<b>VSBBVBIEndData</b>	<b>see VSAVBIEndData</b>
<b>VSBBVBIEndLine</b>	<b>see VSAVBIEndLine</b>
<b>VSBBVBIStartData</b>	<b>see VSAVBIStartData</b>
<b>VSBBVBIStartLine</b>	<b>see VSAVBIStartLine</b>
<b>VSBBVBIStride</b>	<b>see VSAVBIStride</b>
<b>VSBBVideoAddress0</b>	<b>see VSAVBIAddress0</b>
<b>VSBBVideoAddress1</b>	<b>see VSAVBIAddress1</b>
<b>VSBBVideoAddress2</b>	<b>see VSAVBIAddress2</b>
<b>VSBBVideoAddressHost</b>	<b>see VSAVideoAddressHost</b>
<b>VSBBVideoAddressIndex</b>	<b>see VSBBVBIAddressIndex</b>
<b>VSBBVideoEndData</b>	<b>see VSAVideoEndData</b>
<b>VSBBVideoEndLine</b>	<b>see VSAVideoEndLine</b>
<b>VSBBVideoStartData</b>	<b>see VSAVideoStartData</b>
<b>VSBBVideoStartLine</b>	<b>see VSAVideoStartline</b>
<b>VSBBVideoStride</b>	<b>see VSAVBIStride</b>

## VSConfiguration

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSConfiguration	Video stream Control <i>Control register</i>	0x5800	Bitfield

Bits	Name	Read	Write	Reset	Description
0..2	Unit mode	✓	✓	0	0 = ROM Access 1 = MPEG data to decoder via GP bus, decoded video into input port. 2 = Wide output 16 bit. 3 = Simultaneous input and output, program decoder and encoder through I2C. 4 = Wide input 16 bit. 5 = VSA/VSB reset removed, use to probe for external chips. 6 = Drive flat panels 7 = Default to mode 0.
3	GPModeA	✓	✓	0	0 = Operate GP bus in Mode B 1 = Operate GP bus in Mode A
4	VActiveVideoA	✓	✓	1	0 = Ignore VActive for Video data 1 = Gate Video data with VActive
5	VActiveVideoB	✓	✓	1	0 = Ignore VActive for Video data 1 = Gate Video data with VActive
6	GPStopPolarity	✓	✓	0	0 = Active low at pin 1 = Active high at pin
7..8	Reserved	✓	✗	0x7	
9	HRefPolarityA	✓	✓	0	0 = Active low                      1 = Active high
10	VRefPolarityA	✓	✓	0	0 = Active low                      1 = Active high
11	VActivePolarity A	✓	✓	0	0 = Active low                      1 = Active high
12	UseFieldA	✓	✓	0	0 = Disabled                      1 = Enabled
13	FieldPolarityA	✓	✓	0	0 = Active low                      1 = Active high
14	FieldEdgeA	✓	✓	0	0 = Inactive edge                      1 = Active edge
15	VActiveVBIA	✓	✓	0	0 = Ignore VActive for VBI data 1 = Gate VBI data with VActive
16	InterlaceA	✓	✓	0	0 = Video is not interlaced 1 = Video is interlaced
17	ReverseDataA	✓	✓	0	0 = Disabled                      1 = Enabled
18	HRefPolarityB	✓	✓	0	0 = Active low                      1 = Active high
19	VRefPolarityB	✓	✓	0	0 = Active low                      1 = Active high
20	VActivePolarity B	✓	✓	0	0 = Active low                      1 = Active high
21	UseFieldB	✓	✓	0	0 = Disabled                      1 = Enabled
22	FieldPolarityB	✓	✓	0	0 = Active low                      1 = Active high
23	FieldEdgeB	✓	✓	0	0 = Inactive edge                      1 = Active edge

24	VActiveVBIB	✓	✓	0	0 = Ignore VActive for VBI data 1 = Gate VBI data with VActive
25	InterlaceB	✓	✓	0	0 = Video is not interlaced 1 = Video is interlaced
26	ColorSpaceB	✓	✓	0	0 = YUV 1 = RGB
27	ReverseDataB	✓	✓	0	0 = Disabled 1 = Enabled
28	DoubleEdgeB	✓	✓	0	0 = Disabled 1 = Enabled
29	CCIR656A	✓	✓	0	0 = Disabled 1 = Enabled
30	InvertDoubleEdgeB	✓	✓	0	0 = Disabled 1 = Enabled
31	Reserved	✓	✗	0	

### VSDMACommandBase

**Name**  
VSDMACommandBase

**Type**  
Video stream  
Control  
*Control register*

**Offset**  
0x5AC8

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..3	Reserved	✓	✗	X	
4..31	Address	✓	✓	0	

Notes:

### VSDMACommandCount

**Name**  
VSDMACommandCount

**Type**  
Video stream  
Control  
*Control register*

**Offset**  
0x5AD0

**Format**  
Integer

Bits	Name	Read	Write	Reset	Description
0..31	Count	✓	✓	0	

Notes:

### VSDMAMode

**Name**  
VSDMAMode

**Type**  
Video stream  
Control  
*Control register*

**Offset**  
0x5AC0

**Format**  
Bitfield

Bits	Name	Read	Write	Reset	Description
0..21	Reserved	✓	✗	0	
22	Active	✓	✓	0	0 = DMA complete      1 = DMA running
23	MemType	✓	✓	0	0 = PCI      1 = AGP
24..25	Burst	✓	✓	0	Log2 of burst length
26	Reserved	✓	✗	0	
27	Align	✓	✓	0	0 = Disable      1 = Enable
28..31	Reserved	✓	✗	0	

Notes:

## VSSerialBusControl

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSSerialBusControl	Video stream Control	0x5810	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0	DataIn	✓	✗	X	0 = Data line is low      1 = Data line is high
1	ClkIn	✓	✗	X	0 = Clock line is low      1 = Clock line is high
2	DataOut	✓	✓	1	0 = Drive data line low      1 = Tri-state data line
3	ClkOut	✓	✓	1	0 = Drive Clock line low 1 = Tri-state clock line
4	LatchedData	✓	✗	0	0 = Data latched at 0      1 = Data latched at 1
5	DataValid	✓	✓	0	0 = DataIn not valid      1 = DataIn valid
6	Start	✓	✓	0	0 = Has not passed through start state 1 = Has passed through start state
7	Stop	✓	✓	0	0 = Has not passed through stop state 1 = Has passed through stop state
8	Wait	✓	✓	0	0 = Do not insert wait states      1 = Insert wait states
9..31	Reserved	✓	✗	0	

---

Notes: Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop.

---

## VSStatus

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
VSStatus	Video stream Control <i>Control register</i>	0x5808	Bitfield

Bits	Name	Read	Write	Reset	Description
0	GPBusTimeOut	✓	✓	0	cleared by writing 1
1..7	Reserved	✓	✗	0	
8	FifoOverflowA	✓	✓	0	cleared by writing 1
9	FieldOne0A	✓	✗	0	
10	FieldOne1A	✓	✗	0	
11	FieldOne2A	✓	✗	0	
12	InvalidInterlaceA	✓	✗	0	
13	BufferFieldA0	✓	✗	0	
14	BufferFieldA1	✓	✗	0	
15	BufferFieldA2	✓	✗	0	
16	FifoUnderflowB	✓	✓	0	cleared by writing 1
17	FieldOne0B	✓	✗	0	
18	FieldOne1B	✓	✗	0	
19	FieldOne2B	✓	✗	0	
20	InvalidInterlaceB	✓	✗	0	
21	BufferFieldB0	✓	✗	0	
22	BufferFieldB1	✓	✗	0	
23	BufferFieldB2	✓	✗	0	
24..31	Reserved	✓	✗	0	

---

Notes:

---

**VSAVideoStride**

**SeeVSAVBIStride**

## 4.9 Region 0 VGA Control (0x6000-0x6FFF)

The VGA registers generally follow industry VGA conventions. The registers described below are chip-specific variants accessible both via VGA I/O and addressable memory (described here), together with the index registers which support them (*GraphicsIndexReg* and *SequencerIndexReg*). To read or write an indexed register first write the index value to the indexing register, then read/write the memory-mapped address (or VGA I/O Port).

### 4.9.1 Graphics Index Register

#### GraphicsIndexReg

Name	Type	Offset	Format
GraphicsIndexReg	VGA <i>Control register</i>	0x63CE	Bitfield

Bits	Name	Read	Write	Reset	Description
3:0	Index	✓	✓	X	This index points to one of the Graphics registers which will get read or written on the next I/O access to the GraphicsPort (0x3cf). The registers and their corresponding indices are: 0x0     SetResetReg 0x1     SetResetEnableReg 0x2     ColorCompareReg 0x3     DataRotateReg 0x4     ReadMapSelectReg 0x5     GraphicsModeReg 0x6     GraphicsMiscReg 0x7     ColorDontCareReg 0x8     BitMaskReg 0x9     Mode640Reg 0xa     None :       : 0xf     None
7:4	Reserved	✓	✗	0	Reserved

---

Notes: Writes to a register denoted 'None' have no effect as the write is simply discarded. Reading from a register denoted 'None' just returns zero.

---

## Mode640Reg

Name	Type	Offset	Format
Mode640Reg	VGA <i>Control register</i>	0x63CF	Bitfield

Bits	Name	Read	Write	Reset	Description
2:0	BankA[2:0]	✓	✓	00	This field provides the additional address bits needed when the horizontal screen resolution is 640 pixels and a host address is being made to the 64K region starting at address 0xa0000.
5:3	BankB[2:0]	✓	✓	00	This field provides the additional address bits needed when the horizontal screen resolution is 640 pixels and a host address is being made to the 64K region starting at address 0xb0000.
6	StartAddress16	✓	✓	00	The most significant bit of the StartAddress when mode 640 is enabled.
7	Enable	✓	✓	00	0 No action. 1 The VGA core operates in 640 resolution mode.

---

Notes: This register supports the 640 horizontal resolution modes used in SVGA. The BankA and BankB parts of this register are now obsolete. Programmers should use the sequencer registers BankALowReg, BankAHighReg, BankBLowReg, BankBHighReg instead. This register may be removed from future hardware

---

## 4.9.2 Sequencer Registers

### SequencerIndexReg

Name	Type	Offset	Format
SequencerIndexReg	VGA <i>Control Register</i>	0x63C4	Bitfield

Bits	Name	Read	Write	Reset	Description																																						
5:0	Index	✓	✓	X	<p>This index points to one of the sequencer registers which will get read or written on the next I/O access to the SequencerPort (0x3c5). The registers and their corresponding indices are:</p> <table> <tr><td>0x00</td><td>ResetReg</td></tr> <tr><td>0x01</td><td>ClockModeReg</td></tr> <tr><td>0x02</td><td>MapMaskReg</td></tr> <tr><td>0x03</td><td>CharacterMapSelectReg</td></tr> <tr><td>0x04</td><td>MemoryModeReg</td></tr> <tr><td>0x05</td><td>VGAControlReg</td></tr> <tr><td>0x06</td><td>LockExtended1Reg</td></tr> <tr><td>0x07</td><td>LockExtended2Reg</td></tr> <tr><td>0x08</td><td>BankALowReg</td></tr> <tr><td>0x09</td><td>BankAHighReg</td></tr> <tr><td>0x0a</td><td>BankBLowReg</td></tr> <tr><td>0x0b</td><td>BankBHighReg</td></tr> <tr><td>0x0c</td><td>PCIControlReg</td></tr> <tr><td>0x0d</td><td>HLockShiftReg</td></tr> <tr><td>0x0e</td><td>VLockShiftReg</td></tr> <tr><td>0x0f</td><td>GenLockControlReg</td></tr> <tr><td>0x10 .. 0x1f</td><td>ScratchRegs</td></tr> <tr><td>0x20 .. 0x23</td><td>IndirectBaseRegs</td></tr> <tr><td>0x27 .. 0x3f</td><td>None</td></tr> </table>	0x00	ResetReg	0x01	ClockModeReg	0x02	MapMaskReg	0x03	CharacterMapSelectReg	0x04	MemoryModeReg	0x05	VGAControlReg	0x06	LockExtended1Reg	0x07	LockExtended2Reg	0x08	BankALowReg	0x09	BankAHighReg	0x0a	BankBLowReg	0x0b	BankBHighReg	0x0c	PCIControlReg	0x0d	HLockShiftReg	0x0e	VLockShiftReg	0x0f	GenLockControlReg	0x10 .. 0x1f	ScratchRegs	0x20 .. 0x23	IndirectBaseRegs	0x27 .. 0x3f	None
0x00	ResetReg																																										
0x01	ClockModeReg																																										
0x02	MapMaskReg																																										
0x03	CharacterMapSelectReg																																										
0x04	MemoryModeReg																																										
0x05	VGAControlReg																																										
0x06	LockExtended1Reg																																										
0x07	LockExtended2Reg																																										
0x08	BankALowReg																																										
0x09	BankAHighReg																																										
0x0a	BankBLowReg																																										
0x0b	BankBHighReg																																										
0x0c	PCIControlReg																																										
0x0d	HLockShiftReg																																										
0x0e	VLockShiftReg																																										
0x0f	GenLockControlReg																																										
0x10 .. 0x1f	ScratchRegs																																										
0x20 .. 0x23	IndirectBaseRegs																																										
0x27 .. 0x3f	None																																										
7:6	Reserved	✓	✗	0	Reserved																																						

- Notes:
- This register indexes data for the memory mapped *VGAControlReg* register and others shown below. To write to *VGAControlReg* first write a 0x05 to this register, then write data to *VGAControlReg*
  - Writes to a register denoted 'None' have no effect as the write is simply discarded. Reading from a register denoted 'None' just returns zero.

### 4.9.2.1 Sequenced Registers

## BankAHighReg

Name	Type	Offset	Format
BankAHighReg	VGA	0x635C index 0x09	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0,1	BankA9_8	✓	✓		This field holds the 2 high order bits of the 10-bit BankA base address. The 8 low order bits can be found in the BankALowReg. The BankA base address is used for bank switching the 0xa0000 region through the bypass (if enabled). The BankA bits provide the HBankA signals to the PCI interface.
2..7	Reserved	✓	✗	0	

Notes: To read/write this register, first write 0x0F to *SequencerIndexReg*. Not to be confused with Mode640Reg.BankA, which will become obsolete

## BankALowReg

Name	Type	Offset	Format
BankALowReg	VGA	0x635C index 0x08	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0...7	BankA7_0	✓	✓		This field holds the 8 low order bits of the 10-bit BankA base address. The 2 high order bits can be found in the BankAHighReg. The BankA base address is used for bank switching the 0xa0000 region through the bypass (if enabled). The BankA bits provide the HBankA signals to the PCI interface.

Notes: To read/write this register, first write 0x08 to *SequencerIndexReg*. Not to be confused with Mode640Reg.BankA, which will become obsolete.

## BankBHighReg

Name	Type	Offset	Format
<b>BankBHighReg</b>	VGA	0x635C index 0x0B	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0,1	BankB9_8	✓	✓		This field holds the 2 high order bits of the 10-bit BankB base address. The 8 low order bits can be found in the BankBLowReg. The BankB base address is used for bank switching the 0xb0000 region through the bypass (if enabled). The BankB bits provide the HBankB signals to the PCI interface.
2...7	Reserved	✓	✗	0	

Notes: To read/write this register, first write 0x0B to *SequencerIndexReg*

## BankBLowReg

Name	Type	Offset	Format
<b>VGAControlReg</b>	VGA	0x635C index 0x0A	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0...7	BankB7_0	✓	✓		This field holds the 8 low order bits of the 10-bit BankB base address. The 2 high order bits can be found in the BankBHighReg. The BankB base address is used for bank switching the 0xb0000 region through the bypass (if enabled). The BankB bits provide the HBankB signals to the PCI interface.

Notes: Not to be confused with Mode640Reg.BankB, which will become obsolete. To read/write this register, first write 0x0A to *SequencerIndexReg*

## GenLockControlReg

Name	Type	Offset	Format
VGAControlReg	VGA	0x635C index 0x0F	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0	Enable	✓	✓		If set, allows the VTG to be synchronized to an external video source. This causes the horizontal & vertical sync starts & blank ends to be delayed. Sync starts are delayed until the arrival of the ExtHSync & ExtVSync signals. Blank ends are delayed by the numbers specified in the HLockShiftReg & VLockShiftReg registers.
1...7	Reserved	✓	✗	0	

---

Notes: This register is not supported in current releases. Use software Genlock where necessary.

---

## HLockShiftReg

Name	Type	Offset	Format
HLockShiftReg	VGA	0x635C index 0x0D	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0...7		✓	✓		If genlocking is enabled, this field specifies the number of characters by which the horizontal blank end is delayed.

---

Notes: This register is not supported in current releases – use software genlock where required.

---



## LockExtended2Reg

Name	Type	Offset	Format
LockExtended2Reg	VGA	0x63C5 index 0x07	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0...7	Lock	✗	✓		Acts as a lock for the extended registers. On reset extended registers are locked - they cannot be written and read back as 0, and the sequencer index behaves as a 3-bit index. Writing the value 0x3d to LockExtended1Reg followed by 0xdb to LockExtended2Reg unlocks the extended registers. Writing any other values locks them.

Notes: To read/write this register, first write 0x07 to *SequencerIndexReg*.

## PCIControlReg

Name	Type	Offset	Format
PCIControlReg	VGA	0x635C index 0x0C	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0	BankEnable	✓	✓		If set, enables bank switching of the 0xa0000/0xb0000 regions through the bypass, using the 10-bit BankA/BankB base addresses. This bit provides the HBankEnable signal to the PCI interface.
1	IndirectEnable	✓	✓		If set, enables access to chip registers via I/O ports 0x3b0/0x3b1/0x3d0/0x3d1. This bit provides the HIndirectEnable signal to the PCI interface.
2...7	Reserved	✓	✗	0	Reserved.

Notes: To read/write this register, first write 0x0C to *SequencerIndexReg*.

## ScratchReg[0x0...0xf]

Name	Type	Offset	Format
ScratchReg[0x0...0xF]	VGA	0x635C index 0x10 to 0x1F	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0...7		✓	✓		These registers are available for use as an information store and do not affect the VGA operation.

Notes: To read/write this register first write the index value (0x10 to 0xF) to *SequencerIndexReg*, then read the required index entries.

## VGAControlReg

Name	Type	Offset	Format
VGAControlReg	VGA	0x63C5 index 0x05	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0	EnableHost MemoryAccess	✓	✓		Controls access to the display memory by the host. 0 No access to the display memory is made in response to host VGA memory accesses. Writes are ignored and reads always return zero. All the host bus cycles are completed as normal. 1 Normal access to the display memory occurs. This bit is further qualified by the VGAEEnable signal which acts as a global disable.
1	EnableHost DacAccess	✓	✓		Controls access to the RAMDAC by the host. 0 No access to the RAMDAC is made in response to host Dac accesses. Writes are ignored and reads always return zero. All the host bus cycles are completed as normal. 1 Normal access to the RAMDAC occurs. This bit is further qualified by the VGAEEnable signal which acts as a global disable.

2	Enable Interrupts	✓	✓		<p>0 Prevents any interrupts from being generated by the VGA core.</p> <p>1 Enables interrupt generation from the VGA core providing the VerticalSyncEndReg.DisableVerticalInterrupt field is set to zero.</p> <p>This bit is further qualified by the VGAEEnable signal which acts as a global disable. This additional enable bit is provided so the VGA core can be disabled from one place.</p>
3	EnableVGA Display	✓	✓		<p>Controls access to the display memory by the Memory Reader for the purpose of keeping the display refreshed. It also tells (on the VGAVidSelect signal) the video select logic external to the VGA core that the display should be driven from the VGA core.</p> <p>0 No accesses to display memory are to be made and the video source should not be the VGA core. The Memory Reader, Attribute Controller and Video Timing Generator are held in their reset state.</p> <p>1 Accesses to the display memory are made and the video to be displayed comes from the VGA core.</p> <p>This bit is further qualified by the VGAEEnable signal which acts as a global disable.</p>
4	DacAddr2	✓	✓		This bit extends the RAMDAC address range.
5	DacAddr3	✓	✓		This bit extends the RAMDAC address range.
6	EnableVTG	✓	✓	x	<p>0 Stops the VTG running and producing sync pulses.</p> <p>1 Enables the VTG to run and produce sync pulses.</p> <p>This bit only has an effect when the VGA display has been disabled by EnableVGADisplay. When the display has been disabled by VGAEEnable this bit is ignored. When the VGA display is active then this bit is ignored.</p>
7	InvertVBlank	✓	✓	0	<p>0 No Invert VBlank.</p> <p>1 Invert VBlank</p>

- Notes:
- On reset EnableHostMemoryAccess, EnableHostDacAccess and EnableVGADisplay are enabled, EnableInterrupts is disabled and DacAddr2 and DacAddr3 bits are set to 0, InvertVBlank is set to 0.
  - This is a non standard VGA register.
  - To read/write this register, first write 0x05 to *SequencerIndexReg*

## VLockShiftReg

Name	Type	Offset	Format
VLockShiftReg	VGA	0x635C index 0x0E	Bitfield

*Control register*

Bits	Name	Read	Write	Reset	Description
0...7		✓	✓	0	If genlocking is enabled, this field specifies the number of scanlines by which the vertical blank end is delayed.

---

Notes: This register is not supported in current releases.

---

## 4.10 Region 0 Texture Data FIFO (0x7000-0x7FFF)

No 0x7000 series registers are listed.

## 4.11 Region 3 Indirect Addressing

### IndirectAccess

Name	Type	Offset	Format
IndirectAccess	Region 3 <i>Control register</i>	0x0C	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Reserved	✗	✗	0	Accessing any part of these 32 bits triggers an indirect access to the location addressed by IndirectAddr. A write here will trigger the write of IndirectData into the location. A read here will trigger the read of the location into IndirectData. The access is further masked by the byte enables specified in Indirect ByteEn.

---

Notes:

---

### IndirectAddr

Name	Type	Offset	Format
IndirectAddr	Region 3 <i>Control register</i>	0x08	Integer

Bits	Name	Read	Write	Reset	Description
0..28	Offset	✓	✓	0	These bits specify the offset of the location to be accessed.
29..31	Region	✓	✓	0	These bits specify the region of the location to be accessed. If region is 1, accesses are to region 1. If region is 2, accesses are to region 2. If region is 3, accesses are to region 3. If region is 4, accesses are to region 4. Otherwise accesses are to region 0.

---

Notes:

---

## IndirectByteEnable

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
IndirectByteEnable	Region 3 <i>Control register</i>	0x00	Integer

Bits	Name	Read	Write	Reset	Description
0..3	Byte Enables	✓	✓	0	These four bits specify the mask to apply to accesses to the location by IndirectAddr. bit 0 set to 1 enables IndirectData byte 0 bit 1 set to 1 enables IndirectData byte 1 bit 2 set to 1 enables IndirectData byte 2 bit 3 set to 1 enables IndirectData byte 3
4..31	Reserved	✓	✗	0	

---

Notes:

---

## IndirectData

<b>Name</b>	<b>Type</b>	<b>Offset</b>	<b>Format</b>
IndirectData	Region 3 <i>Control register</i>	0x04	Integer

Bits	Name	Read	Write	Reset	Description
0..31	Data	✓	✓	0	These 32 bits hold the data to be written to, or read from, the location addressed by IndirectAddr. The access is further masked by the byte enables specified in IndirectByteEn.

---

Notes:

---